



Rockwell
International

instructions

Serial Interface (638-6896-001)

Collins Telecommunications Products Division

523-0770713-001211

1 January 1981


Printed in USA

Serial Interface
(638-6896-001)

1. DESCRIPTION

Serial Interface 638-6896-001, shown in figure 1, is a 2-layer planar card with a 56-pin edge-on connector (2 layers, 28 pins each).

The serial interface card consists of the following primary circuits; an FSK/RS-232 select switch, an FSK receiver, an RS-232 receiver, an asynchronous communications interface adapter (ACIA), a microprocessor circuit, a parallel-to-serial output shift register, a strobe decoder, a word subaddress latch, a bit/band rate and clock generator, data input buffers, an FSK keyer, FSK transmit enable gate, and an RS-232 driver.



TPA-2843-017

Serial Interface
Figure 1

2. PRINCIPLES OF OPERATION

2.1 General (Refer to figure 2.)

As a serial data receiver, the serial interface card receives FSK, RS-232C, or MIL-STD-188C serial data control signals and checks for address, command status, and data errors. It then provides error, clock, word subaddress, strobe, and serial data outputs for decoding by a parallel output card.

As a serial data transmitter, the serial interface card receives parallel data inputs and a transmit word initiate and provides FSK, RS-232C, or MIL-STD-188C serial data monitor signals. The serial data monitor signals are supplied to the associated unit/control.

2.2 Serial Data Inputs and Outputs

When strapped accordingly, the serial interface card receives and transmits data according to one of the following types of control techniques.

- FSK (mark = 1280 Hz, space = 2133 Hz) with mark equivalent to logic 1 data and space equivalent to logic 0 data. Data is transmitted/received at 75, 109, 150, 300, or 600 bauds.
- EIA RS-232C (mark = -6 ± 1 V dc, space = $+6 \pm 1$ V dc) with mark equivalent to logic 1 data and space equivalent to logic 0 data. Data is transmitted/received at 75, 109, 150, 300, 600, 1200, 2400, 4800, 9600, or 19,200 bauds.
- MIL-STD-188C (mark = $+6 \pm 1$ V dc, space = -6 ± 1 V dc) with mark equivalent to logic 1 data and space equivalent to logic 0 data. Data is transmitted/received at 75, 109, 150, 300, 600, 1200, 2400, 4800, 9600, or 19,200 bauds.

The control word inputs may be in either HF-80 8-bit format or ASCII 7-bit format. When applied to the asynchronous communications interface adapter, the

control word is reformatted so that each control word is composed of five 11-bit characters. The last two or three bits of each character group are stop and parity bits. The first bit is a start bit. In the 8-bit format, the first character of each control word is reserved for equipment address, word identification (subaddress), and word sync information. Bits seven and eight of the second character in each word are reserved for command and status request control bits. The remaining characters of each word carry frequency, control, and monitor information. In the 7-bit format, separate characters are used for equipment address, subaddress, word sync, and command and status request control bits.

Refer to figure 3. Control (and monitor) word timing is accomplished by a crystal-controlled oscillator on the microprocessor chip. A divider reduces the frequency to the desired values. Strapping permits selection of the baud rate for clock inputs to the various circuits. Selection is from 75, 109, 150, 300, 600, 1200, 2400, 4800, 9600, and 19,200 bauds. (Clock frequency is 16 times baud rate).

Refer to figure 2. Monitor data (serial data input) is applied to the microprocessor on the serial interface card. Word and status information is decoded from the monitor data and is used to determine strobe address information. The monitor data is then applied serially through a shift register to the data input of four word serial-to-parallel converters on the associated parallel output card. Each serial-to-parallel converter is enabled before it accepts and processes the monitor data. This occurs when the strobe address input is decoded and an enable signal is generated by the word enable circuit.

Refer to figure 2. Control information (serial data output) is stored in the multiplexers on the associated parallel input card. Mux control is supplied by the microprocessor through the multiplexer output latch on the serial interface card. The mux address information enables the applicable multiplexer on the parallel input card, which transfers the stored parallel information to the serial interface card. The serial interface card then formats the information into 8-bit or 7-bit format and outputs it serially, using the ACIA, through the FSK keyer or RS-232C driver circuit to the control data output.

2.3 Monitor Data (Refer to figure 2.)

Monitor data (serial data input) is received by the FSK/RS-232C select and applied to the appropriate receiver. In FSK, the FSK receiver applies the received FSK signal to the FSK demodulator where a

1280-Hz signal is converted to a logic 1 output and a 2133-Hz signal is converted to a logic 0 output.

In RS-232C or MIL-STD-188C operation, the RS-232C receiver converts a +6-V dc input to a logic 0 (ground) output and converts a -6-V dc input to a logic 1 (+4.7-V dc) output.

The asynchronous communications interface adapter (ACIA) receives the monitor data input and converts it to HF-80 8-bit format and applies it to the microprocessor. If the monitor data is command data (command bit = 0), the microprocessor converts the data word to parallel receive data outputs and clocks the data through the parallel to serial converter to the appropriate storage registers on the parallel output card. The serial interface card then supplies the word subaddress and strobe so that the data is accepted into the appropriate storage register in the associated parallel output card as determined by the word subaddress.

2.4 Control Data (Refer to figure 2.)

Control data (serial data output) is transmitted by an FSK keyer (for FSK operation) or by a line driver (for RS-232C or MIL-STD-188C operation).

In FSK operation, the FSK keyer converts logic 0 outputs from the asynchronous communications interface adapter (ACIA) to 1280-Hz FSK signals and logic 1 outputs from the ACIA to 2133 Hz.


In RS-232 operation, the line driver converts logic 0 inputs to the line driver to +6 V dc and logic 1 inputs to the line driver to -6 V dc.


In MIL-STD-188C operation, the line driver converts logic 0 inputs to the line driver to -6 V dc and logic 1 line inputs to the line driver to +6 V dc.

Parallel input data are address selected by the microprocessor and applied to the ACIA. The ACIA supplies the data as serial output (so) data to the line driver or FSK keyer. The serial data is converted to the appropriate signal data and supplied to the associated remote unit/control.

2.5 Purpose of Strapping


Unit strapping is accomplished using five dipswitches located on the UUT, S1 through S5. These control baud rate, FSK/RS-232 signaling, word format, EIA/MIL-STD-188C polarity, parity, number of stop bits, radio or control, and address recognition enable/disable. The card outline in figure 4 shows the location of these dipswitches. Switch 1 of each dipswitch is towards the top of the card.






TPA-2671-014

Serial Interface, Block Diagram
Figure 2



TPA-2678-011

Bit and Baud Rate Generator, Block Diagram
Figure 3



TPA-2674-011

Dipswitch Location
Figure 4

Address strapping is accomplished by applying the necessary logic levels to ADB1 through ADB5 (pins 41, 14, 40, 39, and 15 respectively).

2.5.1 FSK Control

Close only switches 1, 2, and 3 of S3 and S4 for FSK. Open switch 4 of S2 for FSK (to provide EIA data polarity).

2.5.2 RS-232C Control

Close only switches 4, 5, and 6 of S3 and S4 for RS-232C.

2.5.3 EIA-MIL-STD-188C Control

Open switch 4 of S2 for EIA data polarity. Close switch 4 of S2 for MIL-STD-188C polarity.

2.5.4 Parity, HF-ASCII Word Format, and Number of Stop Bits

Switches 6, 7, and 8 of S2 control the basic character format according to tabulation below:

*SWITCH			WORD FORMAT	PARITY	NO OF STOP BITS
8	7	6			
C	C	C	ASCII	Even	2
C	C	O	ASCII	Odd	2
C	O	C	ASCII	Even	1
C	O	O	ASCII	Odd	1
O	C	C	HF-80	None	2
O	C	O	HF-80	None	1
O	O	C	HF-80	Even	1
O	O	O	HF-80	Odd	1

*O = Open, C = Closed

2.5.5 Address Recognition

Open switch 1 of S5 to enable address recognition. Close switch 1 of S5 to disable address recognition. When address recognition is disabled, the UUT will accept a word with any address if the word is otherwise correct.

2.5.6 Radio/Control Selection

Open switch 5 of S2 for radio. Close switch 5 of S2 for control.

All eight of the switches in S1 and switches 1, 2, and 3 of S2 control the baud rate. Closing one and only one of these switches will select the baud rate as given:

BAUD RATE SELECTION		
DIPSWITCH	SWITCH	BAUD RATE
S1	1	19,200
S1	2	9,600
S1	3	4,800
S1	4	2,400
S1	5	1,200
S1	6	600
S1	7	300
S1	8	150
S2	1	109
S2	2	75
S2	8	EXTERNAL

2.5.7 Polling Control

In addition to the internal strapping options listed above, an additional strapping option permits a control unit to function in a polling mode of operation. This mode of operation is intended for use when an auxiliary system status display is used to display the current status of several or more remote equipments.

In the polling mode of operation, the control unit automatically and sequentially requests status information from all sixteen possible remote addresses. As a status information is received from each addressed remote unit, it is then transmitted by the control unit, on the common system control bus, to a remote status display for update of the display. The remote status display must be connected to the system control bus to receive the updated display information. If no status response is received from a polled unit, no status data is transmitted to the status display by the control unit.

Since the status display device connects to the common system control bus, it is programmed to recognize its own unique address, and the remote control unit is programmed to use this same address (00-000 for ADB5 through ADB1) when communicating with the status display. Therefore, when using the polling capability along with an external system status display and the 8-bit byte character data format, only fifteen of the sixteen address combinations are available for remote unit assignment, since the display unit itself requires one of the addresses. If, however, the 7-bit ASCII character data format is used in the system, all sixteen remote unit addresses are available for use because the address assigned to the status display is not among the sixteen addresses (of the 32 possible in this format) controlled by the thumbwheel address selector switch of the remote control unit.

Open switch 2 of S5 to disable polling. Close switch 2 of S5 to enable polling.

2.6 Asynchronous Communications Interface Adapter (ACIA) (Refer to figure 5.)



The ACIA is an LSI subsystem which allows the user to use either ASCII or HF-80 8-bit word formatting. When used in conjunction with a microprocessor, the ACIA has the flexibility to handle various baud rates, parity modes, bits per word, and number of stop bits per word. The device is constructed on a single 24-lead dual-in-line package. All inputs and outputs are directly compatible with MTOS/MTNS logic, and also with TTL/DTL/CMOS logic without the need for interfacing components. The strobed outputs (D0 through D7) are interfaced directly with the microprocessor data bus.

2.7 Processor (Refer to figure 2.)

Processor circuit controls all operations on the serial interface card through the use of a software program packaged in a 16K (2K x 8) EPROM.

The processor circuit consists of the following components with associated gating circuits:

- Microprocessing unit (MPU)
- Electrically programmable read-only memory (EPROM)
- ACIA
- Clock generator
- I/O enable generator



TPA-2673-011

Asynchronous Communications Interface Adapter 351-8455-010
Figure 5

2.7.1 Microprocessor (Refer to figure 6.)

Microprocessing unit (MPU) is the central processing device. Through the software program, the MPU controls the receiving and transmitting of control and monitor information, address generation, strobe generation and timing, display programing, and system polling. The MPU is controlled by the following inputs:

- a. Clock - Provides timing/gating signals. The crystal mounted external to the MPU provides a stable reference which is divided by four on the MPU.
- b. Reset - Used to reset and start MPU from a power-down condition resulting from a power failure or initial startup.

The MPU generates two control signals that are used to enable peripherals: valid memory address (VMA) and read/write (R/W). The VMA signal is gated with the clock in U5A and then is applied to I/O enable generator U4. This signal indicates to the peripherals that a valid memory address from the MPU is on the address bus. The R/W output signal is used by the ACIA to set its circuits in a read or write operation. The 8-bit data bus (D0 through D7) provides bidirec-

tional bus for transferring data to and from memory and the peripherals. The address bus (A0 through A15), a 16-bit bus, provides 65 kilabytes of addressing for the MPU to retrieve and transmit information.

The reset pulse is generated by U29 whenever the +5 V dc is interrupted and then reapplied.

2.7.2 EPROM (Refer to figure 7.)

The electrically programmable read-only memory (U3) contains the program for the MPU. The program in the EPROM controls the MPU after startup. The MPU communicates with the EPROM through the address bus and the data bus. The EPROM consists of a 16, 384-bit cell matrix, X and Y address decoders, Y gating circuit, output data buffers and program circuits. The EPROM is packaged in a ceramic, 24-lead dual-in-line package and is TTL, CMOS, and DTL logic compatible.

2.7.3 I/O Generator - Decoder/Demultiplexer (Refer to figure 8.)

I/O enable generator U4 is a binary decoder that decodes address bus lines A0, A1, A2, and A3, (refer to table 1) generating enabling signals to enable the

Table 1. I/O Generator Truth Table.

INPUTS						OUTPUTS																
G1	G2	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H

H = High level, L = Low level, X = Don't care

various input and output decoders and the ACIA. The I/O generator employs low-power Schottky transistor-to-transistor logic (TTL) and is packaged in a dual-in-line configuration.

2.8 Noninverting, 3-State Buffer *(Refer to figure 9.)*

Data multiplexer inputs U12, U13, address select inputs U14, and miscellaneous strapping input are accessed by the processor through noninverting, 3-state buffers. Inputs/outputs 1 through 4 are controlled by disable A while inputs/outputs 5 and 6 are controlled by disable B.

3. TESTING AND TROUBLESHOOTING

3.1 Test Equipment and Power Requirements

Test equipment and power sources required to test, troubleshoot, and repair the serial interface card are


listed in the maintenance section of this instruction book.


3.2 Testing

The test procedures in table 2 check total performance of the serial interface card. These test procedures will confirm that a problem exists on the serial interface card and isolate it to a functional area.

3.3 Troubleshooting



It is recommended that the serial interface card be returned to Collins Telecommunications Products Division for repair. The serial interface card is controlled by the microprocessor running a software program stored in the EPROM. It is necessary to have the software program and a method of controlling the program to isolate a fault to a specific component or circuit.







TPA-2672-013

Microprocessor 351-8676-010
Figure 6



TPA-2675-011

EPROM 647-2751-001
Figure 7




TPA-2677-014

Decode/Demultiplexer 351-1526-090
Figure 8

IN _n	APPROPRIATE DISABLE INPUT	OUT _n
0	0	0
1	0	1
X	1	HIGH IMPEDANCE

NOTE: X = DON'T CARE

TRUTH TABLE



PIN CONFIGURATION

TPA-2676-011

Noninverting, 3-State Buffer 351-8490-010
Figure 9

Table 2. Serial Interface, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>1. Setup</p>	<p style="text-align: center;">Note</p> <p>These testing and troubleshooting procedures are based on using a control unit and an associated local unit. The most effective method of testing and troubleshooting is obtained by installing the questionable serial interface in the control unit.</p> <p>During these tests when a control unit is referred to it is a receiver-exciter control, an exciter control, or a receiver control. When a local unit is referred to it is a receiver-exciter, an exciter, or a receiver.</p> <p>For all tests, the serial interface card is strapped for HF-80 8-bit format. (Refer to paragraph 2.5.4.)</p> <ol style="list-style-type: none"> a. Remove top cover of unit containing the serial interface to be tested. b. Remove serial interface. Install it on an extender card and place it in the control unit. c. Set unit LINE SELECTOR switches to 115 V. d. Connect units to 115-V ac power source and set power on. e. Measure dc voltages between the following pins and ground (TP1, brown): <ul style="list-style-type: none"> J1-23 J1-28 J1-6 f. Strap local unit for address 0. g. Connect local unit to a control unit. 	<p>+15 ±1.0 V dc. +5 ±0.5 V dc. -15 ±1.0 V dc.</p>	<p>Check associated power supply.</p>
<p>2. FSK data levels</p> <p>(Cont)</p>	<p style="text-align: center;">Note</p> <p>UUT must be strapped for FSK operation.</p> <ol style="list-style-type: none"> a. Connect an audio voltmeter between J1-26 and J1-27. b. Open EIA-MIL-STD-188C polarity switch. 		

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont)

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
2. (Cont)	<p>c. Note audio voltmeter reading.</p> <p>d. Close EIA-MIL-STD-188C polarity switch.</p> <p>e. Note audio voltmeter reading.</p> <p>f. Open EIA-MIL-STD-188C polarity switch.</p>	<p>0 ± 5 dB mW.</p> <p>Step c reading ± 5 dB mW.</p>	Check U18, U17 and associated circuits.
3. Serial data command with status request	<p>a. Set local unit front-panel CONT switch to REM.</p> <p>b. Set control unit ADDRESS to 0.</p> <p style="text-align: center;">Note</p> <p>Local unit is strapped for address 0 recognition.</p> <p>c. Set control unit front-panel controls as follows:</p> <p>FREQUENCY KHZ to 29999.9 (0).</p> <p>MODE to ISB.</p> <p>CH A1 to ON (receiver only)</p> <p>RF GAIN to full cw (receiver only)</p> <p>CH A1 AGC to DATA and AGC BUS to ON (receiver only)</p> <p>CHANNEL ENABLE A1 to LINE (exciter only)</p> <p>KEY to NORM (exciter only)</p> <p>PA PWR to STBY (exciter only)</p> <p>PILOT CARR to OFF (exciter only)</p> <p>PEAK CLIP to OFF (exciter only)</p> <p>CONT to NORM.</p> <p>d. Set control unit ADDRESS to 1.</p> <p>e. Change any and all of controls in step c.</p> <p>f. Note response signals on the control unit as follows:</p>		
(Cont)			

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>3. (Cont)</p>	<p>EQUIPMENT STATUS indicators</p> <p>BANDWIDTH indicators (receiver only).</p> <p>FREQUENCY KHZ indicators.</p> <p>g. Set control unit ADDRESS to 0.</p> <p>h. Note response signals on the control unit as follows:</p> <p>EQUIPMENT STATUS indicators.</p> <p>FREQUENCY KHZ indicators.</p> <p style="text-align: center;">Note</p> <p>Do not connect ground lead to J1-30 until frequency indication is normal (29999.9).</p> <p>i. Connect a storage oscilloscope to TP6 (blue). Sweep time = 10 ms. Trigger = TRIGGER. Vert scale = 1 V per division. Horiz sweep = Normal. Display = STORE.</p> <p>j. Connect a jumper from J1-30 to ground.</p> <p>k. On control unit, change any FREQUENCY KHZ control (thumbwheel control only).</p>	<p>No change in indications.</p> <p>No change in indications.</p> <p>No change in indications.</p> <p>No fault indications, MODE indicates A1 ISB (exciter and receiver).</p> <p>Indicates 29999.9 (0) kHz.</p> <p>R/E FAULT indicator flashes at 0.5-Hz rate (2 s on, 2 s off).</p> <p style="text-align: center;">Note</p> <p>Flashing starts approximately 7 seconds after ground connected to J1-30.</p> <p>Oscilloscope display should look similar to command word with status request word 1 (refer to figure 10).</p> <p>Each frequency change changes data pattern.</p>	<p>Check U14, and associated address circuits.</p> <p>Check U7, U9, U10, U11, U1, U2, U3, U4, and associated circuits.</p> <p>Check U1 thru U4, U7, U24, U9, U29, U30, and associated circuits.</p>
<p>(Cont)</p>			

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. (Cont)	<p>l. Erase scope and repeat step k as often as necessary to obtain a good result.</p> <p style="text-align: center;">Note</p> <p>10-MHz and 1-MHz frequency controls change bit pattern of word 1, character 2. 100-kHz and 10-kHz frequency controls change bit pattern of word 1, character 3. 1-kHz and 100-Hz frequency controls change bit pattern of word 1, character 4.</p> <p>10-Hz and 1-Hz frequency controls (if applicable) change bit pattern of word 1, character 5.</p> <p>m. Erase scope. On control unit, change RF GAIN control position.</p> <p>n. Erase scope and repeat step m as necessary to obtain a good result.</p> <p style="text-align: center;">Note</p> <p>RF GAIN control changes bit pattern of word 2, character 2.</p> <p>A1 AGC switch changes bit pattern of word 2, character 4.</p> <p>VBFO enable switch (if applicable) changes bit pattern of word 2, character 4.</p> <p>MODE control changes bit pattern of word 2, character 5.</p>	<p style="text-align: center;">Note</p> <p>Without special equipment it is impossible to note exact waveform. Look at spacing and bits of data.</p> <p>Oscilloscope display should look similar to command word with status request, word 2 (refer to figure 10). Each RF GAIN control changes data pattern. Refer to note of step k.</p>	Same as step k.
(Cont)			

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>3. (Cont)</p> <p>(Cont)</p>	<p>o. Erase scope. On control unit, change PA PWR control position.</p> <p>p. Erase scope and repeat step o as often as necessary to obtain a good result.</p> <p style="text-align: center;">Note</p> <p>VBFO 1-kHz and sign controls (if applicable) change bit pattern of word 3, character 2.</p> <p>VBFO 100-Hz and 10-Hz controls (if applicable) change bit pattern of word 3, character 3.</p> <p>PA PWR control changes bit pattern of word 3, character 5. P CAR switch changes bit pattern of word 3, character 5.</p> <p>q. Erase scope. On control unit, change KEY control position.</p> <p>r. Erase scope and repeat step q as often as necessary to obtain a good result.</p> <p>s. Erase scope. On control unit (with continuous tuning control) set DIAL switch to FINE and rotate TUNING knob.</p>	<p>Oscilloscope display should look similar to command word with status request word 3 (refer to figure 10). Each PA PWR control change changes data pattern. Refer to note of step k.</p> <p>Oscilloscope display should look similar to command word with status request word 4.</p> <p>(Refer to figure 10.) Each application or removal of a key changes data pattern.</p> <p>Refer to note of step k.</p> <p>Oscilloscope display should look similar to command word with status request word 4.</p> <p>(Refer to figure 10.) Each change of TUNING knob rotation speed changes data pattern.</p> <p>Refer to note of step k.</p>	<p>Same as step k.</p> <p>Same as step k.</p> <p>Same as step k.</p>

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
4. (Cont)	<p>g. Connect a storage oscilloscope to TP6 (blue).</p> <p>Sweep time = 20 ms. Trigger = INTERNAL. Vert scale = 1 V per division. Horiz sweep = SINGLE SWEEP. Display = STORE.</p> <p>h. Note oscilloscope waveform.</p> <p>i. Repeat steps g and h as often as necessary to obtain a good result.</p>	<p>Should look similar to status request only words (refer to figure 10).</p> <div style="border: 1px solid black; padding: 2px; margin: 10px auto; width: fit-content;"> <p><i>Note</i></p> </div> <p>Without special equipment it will be impossible to note exact waveform. Look at spacing and bits of data.</p>	
5. Serial data status only (Cont)	<p>a. Repeat steps 3.a through 3.i.</p> <p>b. Set local unit front-panel controls as follows:</p> <p>FREQUENCY KHZ to 29999.9 (0). MODE to ISB. RF GAIN to full ccw (receiver only). CH A1 AGC to DATA (receiver only). CH A1 AGC BUS to ON (receiver only). CHANNEL ENABLE A1 to LINE (exciter only). KEY to NORM (exciter only). PA PWR to STBY (exciter only). PILOT CARR to OFF (exciter only). CONT to LCL.</p> <p>c. Change any or all of the above front-panel controls on the control unit.</p>		Same as test 3.

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	<p>d. Note response signals on the control unit.</p> <p>e. Set control unit ADDRESS to 0.</p> <p>f. Note response signals on the control unit as follows:</p> <p style="padding-left: 20px;">EQUIPMENT STATUS indicators.</p> <p style="padding-left: 20px;">ISB indicators.</p> <p style="padding-left: 20px;">FREQUENCY KHZ indicators.</p> <p>g. Connect a storage oscilloscope to TP5 (green).</p> <p style="padding-left: 20px;">Sweep time = 20 ms. Trigger = INTERNAL. Vert scale = 1 V per division. Horiz sweep = SINGLE SWEEP. Display = STORE.</p> <p>h. Note oscilloscope waveform.</p> <p>i. Repeat steps g and h as often as necessary to obtain a good result.</p>	<p>No changes.</p> <p>No fault indications mode indicates ISB (exciter and receiver).</p> <p>BUSY indicator is lit.</p> <p>Indicate A1.</p> <p>Indicates 29999.9 (0) kHz.</p> <p>Should look similar to monitor word(s)/command word(s) with no status request, (refer to figure 10).</p> <div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;">Note</div> <p>Without special equipment it will be impossible to note exact waveform. Look at spacing and bits of data.</p>	
6. FSK receiver sensitivity	<p>a. Connect local unit to a control unit through a 40-dB attenuator in both the monitor and data lines.</p> <p>b. Repeat test 3.</p>	<p>Results should be same as test 3 results.</p>	<p>Check U34A and associated circuits.</p>

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).


TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>7. Address recognition</p>	<p>a. Set local unit CONT switch to REM.</p> <p>b. Set control unit ADDRESS to 0.</p> <p>c. Set control unit front-panel controls as follows:</p> <p style="padding-left: 20px;">FREQUENCY KHZ to 29999.9(9).</p> <p style="padding-left: 20px;">MODE to ISB.</p> <p style="padding-left: 20px;">RF GAIN to full ccw (receiver only).</p> <p style="padding-left: 20px;">CH A1 AGC to DATA (receiver only).</p> <p style="padding-left: 20px;">CH A1 AGC BUS to ON (receiver only).</p> <p style="padding-left: 20px;">CHANNEL ENABLE A1 to LINE (exciter only).</p> <p style="padding-left: 20px;">KEY to NORM (exciter only).</p> <p style="padding-left: 20px;">PA PWR to STBY (exciter only).</p> <p style="padding-left: 20px;">PILOT CARR to OFF (exciter only).</p> <p>d. Note response signals on the control unit as follows:</p> <p style="padding-left: 20px;">EQUIPMENT STATUS indicators.</p> <p style="padding-left: 20px;">ISB indicators.</p> <p style="padding-left: 20px;">FREQUENCY KHZ indicators.</p> <p>e. Set control unit ADDRESS to 1.</p> <p>f. Note response signals on the control unit as follows:</p> <p style="padding-left: 20px;">EQUIPMENT STATUS indicators.</p> <p style="padding-left: 20px;">ISB indicators.</p>	<p>No fault indications mode indicates ISB.</p> <p>PA READY might be lit (exciter only).</p> <p>Indicates A1.</p> <p>Indicates 29999.9 (9) kHz.</p> <p>EXCTR FAULT, RCV FAULT, or R/E FAULT indicator flashes at a 0.25-Hz rate (on 2 seconds, off 2 seconds). All other indications should remain the same.</p> <p>No change from step d.</p>	<p>Check U1 thru U4, U7, U6, U8, U9, U20, U21, U11, U12, and associated circuits.</p> <p>Check U1, U2, U3, U4, U5, U27, U28, U29, U30, U8, and associated circuits. Check also busy circuit on parallel output.</p>
<p>(Cont)</p>	<p>ISB indicators.</p>	<p>No change from step d.</p>	<p>Check U1, U2, U3, U4, U5, U27, U28, U29, U30, U8, and associated circuits. Check also busy circuit on parallel output.</p>

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
9. (Cont)	<p>KEY to NORM (exciter only).</p> <p>PA PWR to STBY (exciter only).</p> <p>PILOT CARR to OFF (exciter only).</p> <p>g. Set oscilloscope display to STORE.</p> <p>h. Erase display. Set FREQUENCY KHZ to 29999.9(9).</p> <p>i. Erase display. Set MODE control to AM.</p> <p>j. Erase display. Set PA PWR to HIGH PWR.</p> <p>k. Erase display. Set KEY control to LOCK.</p> <p>l. Set control unit CONT switch to NORM.</p> <p>m. Repeat steps g through j.</p>	<p>Both oscilloscope traces are identical and look similar to command word with status request, word 1. (Refer to figure 10.)</p> <p>Both oscilloscope traces are identical and look similar to command word with status request, word 2. (Refer to figure 10.)</p> <p>Both oscilloscope traces are identical and look similar to command word with status request, word 3. (Refer to figure 10.)</p> <p>Both oscilloscope traces are identical and look similar to command word with status request, word 4. (Refer to figure 10.)</p> <p>Upper trace same as steps g through j. Lower trace, straight line.</p>	<p>Check U1 through U4 and associated circuits.</p> <p>Same as step h.</p> <p>Same as step h.</p> <p>Same as step h.</p> <p>Same as step h.</p>
10. Baud rate check (Cont)	<p>a. Note baud rate strapped in unit.</p> <p>b. Strap baud rate for 75.</p> <p>c. Repeat test 10.</p>	<p>Reference.</p> <p>Same as test 10 except monitor word spacing increases as baud rate decreases and vice versa.</p>	<p>Same as test 10.</p>

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
10. (Cont)	d. Strap baud rate for 19 200. e. Repeat test 10. f. Return to baud rate strapping referenced in step a.		



Timing Diagram/Typical Waveforms
Figure 10

TPA-2681-01E

4. ALIGNMENT/ADJUSTMENT

4.1 Control Data Strapping

For strapping instructions and information, refer to paragraph 2.5 of this instruction.

4.2 Adjustment of FSK Detector Symmetry

- a. Perform test setup of table 2, test 1.
- b. Strap card for FSK signaling (refer to paragraph 2.5.1).
- c. Strap card for 1200 bauds (refer to paragraph 2.5.6).
- d. Strap for odd parity (refer to paragraph 2.5.4).
- e. Apply a 0-dB mW FSK signal with a symmetrical 1:1 (mark, space) data pattern between P1-54 and P1-55.
- f. Using an oscilloscope, monitor the waveform at TP5 (green) to ground (TP1, brown).
- g. Adjust R67 to obtain best symmetry of the waveform at TP5.

5. REPAIR

Repair of the serial interface card is accomplished using standard maintenance and planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.


6. PARTS LIST/DIAGRAMS

6.1 Introduction

Caution

This equipment contains electrostatic discharge sensitive (ESDS) devices. Special handling methods and materials must be used to prevent equipment damage. Refer to the maintenance section for the equipment before assembly/disassembly or repair is performed. ESDS items are identified in the description column of the parts list by (ESDS).

All supporting parts list illustrations that contain ESDS items are shown with the following symbol



This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram (figure 11). The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.

Use the reference designator indicated on the schematic and parts location diagram to locate parts in the parts list tabulation. The Collins part number and description are listed for each reference designator. In addition, the manufacturer's code and part number are listed when applicable.

6.2 Parts List

REF DES Column — Reference designators of each part/subassembly are listed in alphanumeric sequence. These are the reference designators shown on the parts location drawing and schematic diagram.

DESCRIPTION Column — Lists the noun name, modifier, descriptive information, and modifications.

Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the **DESCRIPTION** column of the parts list in parentheses and on the schematic diagram inside an arrow that points to the change. Each change relates to the revision identifier (**REV**) stamped on the circuit card/subassembly and is listed in the **EFFECTIVITY** column of the modification history.

COLLINS PART NUMBER Column — Lists the Collins part number for each item in the parts list.

USABLE ON CODE Column — Part variations within a group of equipment are indicated by a letter code (A, B, C, etc). Absence of a code indicates part applies to all models.

MFR CODE Column — Lists the manufacturer's code from which selected parts can be procured.

MFR PART NUMBER Column — Lists the manufacturer's part number for the selected parts.

Listed below are the manufacturer's names and addresses for the manufacturer's codes used in this parts list.


<u>MFR CODE</u>	<u>MANUFACTURER'S NAME AND ADDRESS</u>
00136	MCCOY ELECTRONICS CO WATTS AND CHESTNUT ST MT HOLLY SPRINGS PA 17065
01295	TEXAS INSTRUMENTS INC SEMICONDUCTOR GROUP 13500 N CENTRAL EXPRESSWAY P O BOX 225012 M/S 49 DALLAS TX 75222
02735	RCA CORP SOLID STATE DIVISION ROUTE 202 SOMERVILLE NJ 08876
03508	GENERAL ELECTRIC CO SEMI-CONDUCTOR PRODUCTS DEPT W GENESEE ST AUBURN NY 13021
04713	MOTOROLA INC SEMICONDUCTOR PRODUCTS GROUP 5005 E MCDOWELL RD PHOENIX AZ 85008
07263	FAIRCHILD CAMERA AND INSTRUMENT CORP SEMICONDUCTOR DIV 464 ELLIS ST MOUNTAIN VIEW CA 94042
07388	TOROTEL INC 13402 S 71 HIGHWAY GRANDVIEW MO 64030
12040	NATIONAL SEMICONDUCTOR CORP COMMERCE DR P O BOX 443 DANBURY CT 06810
12954	SIEMENS CORP COMPONENTS GROUP 8700 E THOMAS RD P O BOX 1390 SCOTTSDALE AZ 85252
15818	TELEDYNE SEMICONDUCTOR 1300 TERRA BELLA AVE MOUNTAIN VIEW CA 94043
16546	GLOBE-UNION INC USCC/CENTRALAB ELECTRICS DIV 4561 COLORADO LOS ANGELES CA 90039
18324	SIGNETICS CORP 811 E ARQUES SUNNYVALE CA 94086
27014	NATIONAL SEMICONDUCTOR CORP 2900 SEMICONDUCTOR DR SANTA CLARA CA 95051
27264	MOLEX INC CORPORATE HQ 2222 WELLINGTON COURT LISLE IL 60532
27735	F-DYNE ELECTRONICS 449 HOWARD AVE BRIDGEPORT CT 06605

<u>MFR CODE</u>	<u>MANUFACTURER'S NAME AND ADDRESS</u>
56289	SPRAGUE ELECTRIC CO NORTH ADAMS MA 01247
72136	ELECTRO MOTIVE CORP SUBSIDIARY OF INTERNATIONAL ELECTRONICS CORP LAUTER AVE P O BOX 7600 FLORENCE SC 29501
72982	ERIE TECHNOLOGICAL PRODUCTS INC 644 W 12TH ST ERIE PA 16512
74970	JOHNSON E F CO 299 10TH AVE S W WASECA MN 56093
81349	MILITARY SPECIFICATION
81483	INTERNATIONAL RECTIFIER 9220 SUNSET BLVD P O BOX 2321 TERMINAL ANNEX LOS ANGELES CA 90054
96906	MILITARY STANDARD

6.3 Equipment Covered

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

<u>CIRCUIT CARD/ SUBASSEMBLY</u>	<u>COLLINS PART NUMBER</u>	<u>LATEST EFFECTIVITY</u>
Serial Interface	638-6896-001	REV F




CAUTION
ELECTROSTATIC SENSITIVE DEVICES
OBSERVE PRECAUTIONS
FOR HANDLING

TPA-2559-018

Serial Interface, Schematic Diagram
Figure 11 (Sheet 1 of 5)


PARTS LIST (Cont)

COLLINS PART NUMBER	USABLE ON CODE	MFR CODE	MFR PART NUMBER	REF DES	DESCRIPTION	COLLINS PART NUMBER	USABLE ON CODE	MFR CODE	MFR PART NUMBER
638-6896-001				U4	INTEGRATED CIRCUIT DECODER	351-1526-090		27014	DM74LS154N
353-3644-010		03508	1N4454GE	U5	INTEGRATED CIRCUIT LOGIC GATE	351-1523-110		18324	N74LS00N
913-1098-570		72982	8111A100C0G0-270	U6	INTEGRATED CIRCUIT COUNTER (ESDS)	351-8277-010		04713	MC14526BCP
			K	U7	INTEGRATED CIRCUIT (ESDS)	351-8490-010		04713	MC14503BCP
912-2864-000		72136	DM15F471J300KW4C	U8	INTEGRATED CIRCUIT (ESDS)	351-8159-160		07263	4042BPC
			R	U9	INTEGRATED CIRCUIT (ESDS)	351-8159-230		07263	4021BPC
				U10,U11	INTEGRATED CIRCUIT (ESDS)	351-8159-160		07263	4042BPC
933-1039-320		27735	PE1S0056-80-10	U12-U14	INTEGRATED CIRCUIT (ESDS)	351-8490-010		04713	MC14503BCP
913-3279-270		16546	CY30C105M	U15	INTEGRATED CIRCUIT (ESDS)	351-8159-180		07263	4027BPC
913-3279-680		16546	CY20C104M	U16	INTEGRATED CIRCUIT (ESDS)	351-8159-240		07263	4040BPC
184-9102-130		56289	199D156X0015CB1	U17	INTEGRATED CIRCUIT (ESDS)	351-8315-010		07263	F4520PC
933-1039-040		27735	PE1S047-200-10	U18	INTEGRATED CIRCUIT (ESDS)	351-8253-010		04713	MC14018BCP
913-4018-000		81349	CK058X102K	U19	INTEGRATED CIRCUIT OPNL AMPLIFIER	351-1071-070		07263	UA1558RM
913-3279-680		16546	CY20C104M	U20	INTEGRATED CIRCUIT AMPLIFIER	351-1286-010		07263	UA1558RM
913-3279-110		16546	CY20C103M	U21	INTEGRATED CIRCUIT	351-1114-010		27014	LH565CN
913-4018-000		81349	CK058X102K	U22	INTEGRATED CIRCUIT COMPARATOR	351-1094-060		12040	LH311H
913-5019-520		81349	CK068X474K	U23	INTEGRATED CIRCUIT (ESDS)	351-8407-010		04713	MC14070BCP
184-9102-350		56289	199D105X0035BB1	U24	INTEGRATED CIRCUIT (ESDS)	351-8159-340		07263	4011BPC
913-3279-220		16546	CY30C224M	U25,U26	INTEGRATED CIRCUIT (ESDS)	351-8159-320		07263	4001BPC
184-9102-040		56289	199D686X0006DB1	U27	INTEGRATED CIRCUIT (ESDS)	351-8159-340		07263	4011BPC
184-9102-350		56289	199D105X0035BB1	U28	INTEGRATED CIRCUIT (ESDS)	351-8407-010		04713	MC14070BCP
913-3279-280		16546	CY40C155M	U29	INTEGRATED CIRCUIT (ESDS)	351-8342-010		02735	CD4093BE
913-3279-110		16546	CY20C103M	U30	INTEGRATED CIRCUIT (ESDS)	351-8159-210		07263	F4049BPC
				U31	INTEGRATED CIRCUIT (ESDS)	351-8159-320		07263	4001BPC
				VR1	SEMICONV DEVICE	353-2938-000		01295	1N746A
				VR2,VR3	SEMICONV DEVICE	353-2712-000		12954	1N752A
				VR4,VR5	NOT USED				
				VR6	SEMICONV DEVICE	353-2708-000		81483	1N750A
				Y1	CRYSTAL UNIT,QTZ 3.6864MHZ	289-7120-060		00136	289-7120-060H20
913-5019-520		81349	CK068X474K						
184-9102-100		56289	196D235						
240-2715-130		96906	MS75080-1						
352-0551-010		15818	2N2907A						
352-0661-020		07263	2N2222A						
352-0551-010		15818	2N2907A						
352-0661-020		07263	2N2222A						
352-0551-010		15818	2N2907A						
352-0661-020		07263	2N2222A						
745-0785-000		81349	RCR07G103KS						
745-0857-000		81349	RCR07G105KS						
745-0785-000		81349	RCR07G103KS						
745-0857-000		81349	RCR07G105KS						
745-2449-000		81349	RCR05G105KS						
745-0857-000		81349	RCR07G105KS						
745-0773-000		81349	RCR07G472KS						
745-0785-000		81349	RCR07G103KS						
745-0755-000		81349	RCR07G152KS						
745-0734-000		81349	RCR07G391KS						
745-0749-000		81349	RCR07G102KS						
745-0743-000		81349	RCR07G681KS						
745-0749-000		81349	RCR07G102KS						
705-1059-000		81349	RN5502052F						
745-0785-000		81349	RCR07G103KS						
705-1077-000		81349	RN55D4872F						
745-0740-000		81349	RCR07G561KS						
745-0797-000		81349	RCR07G223KS						
745-0845-000		81349	RCR07G474KS						
745-0761-000		81349	RCR07G222KS						
745-0773-000		81349	RCR07G472KS						
745-0791-000		81349	RCR07G153KS						
745-0785-000		81349	RCR07G103KS						
745-0773-000		81349	RCR07G472KS						
381-1721-050		81349	RT22C2P202						
745-0785-000		81349	RCR07G103KS						
745-0821-000		81349	RCR07G104KS						
745-0854-000		81349	RCR07G824KS						
745-0830-000		81349	RCR07G184KS						
745-0761-000		81349	RCR07G222KS						
745-0857-000		81349	RCR07G105KS						
745-0773-000		81349	RCR07G472KS						
745-0845-000		81349	RCR07G474KS						
745-0857-000		81349	RCR07G105KS						
745-0785-000		81349	RCR07G103KS						
745-0857-000		81349	RCR07G105KS						
745-0845-000		81349	RCR07G474KS						
745-0761-000		81349	RCR07G222KS						
745-0857-000		81349	RCR07G105KS						
745-0785-000		81349	RCR07G103KS						
745-0842-000		81349	RCR07G394KS						
745-0785-000		81349	RCR07G103KS						
266-0243-050		27264	A10040-108						
266-0243-030		27264	A10040-106						
266-0243-010		27264	A10040-104						
360-0484-070		74970	105-1108-011						
360-0484-020		74970	105-1102-011						
360-0484-050		74970	105-1106-011						
360-0484-060		74970	105-1107-011						
360-0484-040		74970	105-1104-011						
360-0484-080		74970	105-1110-011						
360-0484-090		74970	105-1112-011						
360-0484-100		74970	105-1113-011						
360-0484-010		74970	105-1101-011						
677-0324-320		07388	26077						
351-8676-010		04713	MC6802P						
351-8455-010		04713	MC6850P						
647-2751-001			2716						



NOTES:

- ① UNLESS OTHERWISE SPECIFIED, RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS AND DIODES ARE TYPE 1N4454.
- ② PARTIAL REFERENCE DESIGNATIONS ARE SHOWN: FOR COMPLETE DESIGNATION, PREFIX WITH UNIT AND/OR ASSEMBLY DESIGNATION.
- ③ U32, U33, U34, AND CR15 ARE NOT ON THE -001 VERSION BUT THE LAY OUT INCLUDES PROVISIONS FOR THESE TO BE ADDED.
- ④ U3 AND U33 ARE SOCKETED.
- ⑤ CR15 IS ADDED IF U32 IS ADDED.
- ⑥ THIS EQUIPMENT CONTAINS ELECTROSTATIC DISCHARGE SENSITIVE (ESDS) DEVICES. SPECIAL HANDLING METHODS AND MATERIALS MUST BE USED TO PREVENT EQUIPMENT DAMAGE.



R5-232/422
XMT ENABLE

ADDR
POLL


BAUD RATE
19200
9600
4800
2400
1200
600
300
150

109
75
EXT
M1L
RX/CTRL
CR2
CR3
HF/ASC11

I/O ENABLE LINES
DATA BUS
307.2 KHZ
CLOCK


DD MM NN

EE FF GG HH JJ KK LL




638-6898


Serial Interface, Schematic Diagram
Figure 11 (Sheet 3)



P/O PI
 54
 55
 MONITOR DATA
 MONITOR DATA RETURN


FSK-CLOSE 1-3
 RS-232/422-CLOSE 4-6






638-6898

Serial Interface, Schematic Diagram
Figure 11 (Sheet 4)



DISTRIBUTE AMONG PACKS



V DC

U NO.	TYPE	POWER					
		+5 V DC	+12 V DC	+15 V DC	-5 V DC	-15 V DC	GND
U1	MC6802	8,35					1,21
U2	MC6850	12					1
U3	2716	24,21					12
U4	74LS154	24					12
U5	74LS00	14					7
U6	4526	16					8
U7	4503	16					8
U8	4042	16					8
U9	4021	16					8
U10	4042	16					8
U11	4042	16					8
U12	4503	16					8
U13	4503	16					8
U14	4503	16					8
U15	4027	16					8
U16	4040	16					8
U17	4520	16					8
U18	4018	16					8
U19	MC1458			8		4	
U20	MC1558			8		4	
U21	NE565			10			1
U22	LM311H			8			1,4
U23	4070	14					7
U24	4011	14					7
U25	4001	14					7
U26	4001	14					7
U27	4011	14					7
U28	4070	14					7
U29	4093	14					7
U30	4049	1					8
U31	4001	14					7
U32	2716	24,21					12
U33	AM26LS31	16					8
U34	9637	1					4
U35							
U36							
U37							
U38							
U39							
U40							

HIGHEST NUMBERS

- U34
- R95
- C48
- CR15
- VR6
- LI

③



