



Rockwell
International

instructions

Parallel Output (642-3137-001)

Collins Telecommunications Products Division

523-0770712-001211

1 January 1981

Printed in USA

Parallel Output
(642-3137-001)

1. DESCRIPTION

Parallel Output 642-3137-001, shown in figure 1, is a 2-layer planar card with a 130-pin (2 layers, 65 pins each) edge-on connector. All test points are mounted at the top edge of the card for easy access with the card installed in the unit.

The parallel output card consists of 6 primary circuits: 16 serial-to-parallel shift registers (4 for each parallel output word), 4 power-on-clear flip-flops, a strobe multiplexer, an rf gain control, a fault indicator flasher, and an update/busy indicator/address gate (ADRG) generator.


2. PRINCIPLES OF OPERATION (Refer to figure 2.)

2.1 General

The parallel output card receives the serial input data from the serial interface card. The shift registers convert the serial data to parallel outputs for application to front panel indicators. The rf gain control circuit is only used in the remote mode of the receiver circuits. The power-on-clear circuit initially sets all the outputs to clear. After initial turn-on, update, address gate, and busy indicator signals are continually generated for use by control unit circuits.

2.2 Power-On-Clear (Refer to figure 2 and figure 3, the schematic diagram.)

When power is applied to the parallel output card, the rc time constants of C15 and R28, and C19 and R37, generate a logic 1 voltage for approximately 1 second. These momentary logic 1's are applied to the set ter-



TPA-2838-017

Parallel Output
Figure 1

minals of flip-flops U5B, U17A, U17B, and U5A. The logic 1 at the set inputs drives the \bar{Q} output to a logic 0. The logic 0 is applied to the enable lines of the 16 shift register, clearing all the shift registers to an initial open-circuit condition.

2.3 Serial-to-Parallel Shift Registers

The 16 shift registers are electronically arranged in 4 groups of 4. Each group of shift registers represents one word, each shift register represents one character of the word, and each register output represents one of the eight data bits of the word. (This information is shown in detail in the table of the schematic diagram (figure 3).)

When the local enable signal at P1-16 is logic 0, the enable input to all the shift registers is logic 1 which

enables their operation. In this condition, the data input (P1-89) is applied to the character-5 register of each word group. The clock input (P1-88) clocks the data serially through each of the registers in a word group. When all 8 bits of characters 2 through 4 are loaded, a strobe signal at the register strobe inputs will cause the data to be stored in the registers. With the enable inputs at logic 1, the stored data is applied through buffers to the eight outputs of the shift registers.

Strobe signals to each of the word groups of registers are generated by multiplexer U7. Outputs from this 8-channel multiplexer are determined by the inputs to the A (STA 1) and B (STA 2) control inputs (P1-83 and -81).

2.4 Fault Indicator Flasher (Refer to figure 2 and the schematic diagram.)

Free-running astable multivibrator U8, positive edge trigger monostable multivibrator U32, and exclusive OR gate U12B develop an on-off (flash) signal to indicate a receiver-exciter fault. During normal operation, the strobe signal to the U32 retrigger input occurs at a rate that keeps the multivibrator continuously triggered. The output of U32 is connected to the external reset of U8. The output of U8 (a logic 1) is synchronized with the strobe signal and applied to exclusive OR gate U12B.

The other input to exclusive OR gate U12B is connected to either U16 or U15 using E6. When connected to U16, word 4, character 4, bit 1 (2-channel receiver/exciter fault bit) is applied to U12B. When connected to U15, word 4, character 2, bit 5 (4-channel receiver/exciter fault bit) is applied to U12B.

When the receiver/exciter fault bit is logic 0 and the output from multivibrator U8 is logic 1, a fault indication (logic 1) is produced at the output of exclusive OR gate U12B-4. Since multivibrator U8 is free-running, the fault indication will be an on-off (flashing) signal. A steady fault indication is provided at connector P1-105.

In the event a malfunction interrupts monitor data transmission between the control and remote units (interconnection interruption or serial interface card malfunction, for example) the strobe signal to the U32 retrigger input goes to logic 0 allowing multivibrator U8 to free run at a 0.25-Hz rate.

2.5 RF Gain Control (Refer to figure 2 and the schematic diagram.)

The rf gain control circuits develops a dc voltage output proportional to the binary input signals to mul-

tiplexers U2 and U10. Control input signals (pins A, B, and C) to the multiplexers are obtained from serial-to-parallel shift register U18. The various dc output levels are developed by changing the input resistors to U1A.

In the remote mode of operation, the inputs to U9A and B are at logic 0. The rf gain (U18-7) signal is logic 0; this causes multiplexer U10 to be enabled and U2 to be inhibited. When the rf gain level is adjusted to the point where the rf gain signal goes to logic 1, U10 is inhibited and U2 is enabled (through inverter U11E). Thus the various input resistor values are selected to control the dc output level from amplifiers U1A and U1B.

2.6 Update/Busy Indicator/Address Gate Generator


This circuit develops address gate and update pulses, and a driving voltage for the unit front-panel BUSY indicator. (These signals are used in the control unit only.)


With the unit front-panel CONT switch in NORM and no busy signal input from the unit being controlled, the input to U4A-1 is logic 0 and the input to U4A-2 is logic 1. This develops a logic 0 from exclusive OR gate U12D and AND gate U28B preventing the BUSY indicator on the unit front panel from lighting. This same signal is clocked through U20A to inhibit U28D from gating out WD4R pulses which are used as update requests.

When a busy signal input is received in the monitor data, the input to U4A-1 goes to logic 1. This develops a logic 1 to U28A-2 and to the busy indicator output causing the BUSY indicator to light and causing an output of continuous WD4R pulses as an address gate signal. The input to U28C-8 is logic 0 keeping the update output inhibited.

When the front panel CONT switch is changed from NORM to TEST in a not-busy condition, U4A-1 is logic 0 keeping the busy indicator output at logic 0. Switching from NORM to TEST causes U12C to develop a momentary output pulse that triggers U3A, causing a logic 0 output from U4B-4. This causes the exclusive OR gate to momentarily go to logic 1 and set U20A-1 to logic 1. The momentary logic 1 at U28D-13 permits one WD4R pulse to be gated out (P1-66) as an update pulse.

With a busy signal present (U4A-1 at logic 1) when the CONT switch is placed in the TEST position, the





- NOTES:
- ① REFER TO THE SCHEMATIC DIAGRAM FOR WORD FORMAT.
 - ② NONSTANDARD ABBREVIATIONS:
 ADRG = ADDRESS REGISTER
 R/E = RECEIVER/EXCITER

TPA-2833-014

Parallel Output, Block Diagram
 Figure 2

set pulse to U20A-6 is developed as previously described; however, the resulting logic 1 from U4A-3 causes U12D-11 to be logic 0. This switches off the front-panel BUSY indicator, and causes the Q output from U20A to go to logic 0. The resulting update output is one logic 1 pulse and the ADRG output is inhibited.

When the front-panel CONT switch is changed from TEST to NORM, the logic 1 output pulse from U3B-10 is developed as previously described. With a not-busy signal present, U4A-3 is logic 1 enabling U28C to gate the WD4R pulses to U28D. The logic 1 at U12D-13 inhibits gate U28B. The logic 0 output from U28B-4 is the BUSY indicator output, the D input to U20A, and an inhibiting input to U28A. The resulting Q output from U20A inhibits gate U28D, developing a logic 0 update output.

With a busy signal present when the CONT switch is set to NORM, U4A-3 is logic 0 which causes the update output to be logic 0. The logic 1 outputs a logic 1 BUSY indicator signal and enables gate U28A. The WD4R input to U28A-1 is then gated out as continuous ADRG pulses.

3. TESTING/TROUBLESHOOTING PROCEDURES

3.1 Test Equipment and Power Requirements

Test equipment and power sources required to test, troubleshoot, and repair the parallel output card are

listed in the maintenance section of this instruction book.

3.2 Testing

The test procedures in tables 1 and 2 check the total performance of the parallel output card. The procedures in table 1 are for the following equipments:

- HF-8010/8010A Exciter
- HF-8050/8050A Receiver
- HF-8070/8070A Receiver-Exciter
- 851S Receiver
- HF-8090, HF-8091, HF8092, and HF-8095 Controls.

The procedures in table 2 are for the following equipments:

- HF-8014/8014A Exciter
- HF-8054/8054A Receiver
- HF-8093 and HF-8094 Controls.

These procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic diagram (figure 3) to trace the source of the fault.

Table 1. Parallel Output, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
1. Setup	<p style="text-align: center;">Note</p> <p>The testing and troubleshooting procedures herein are for 1- or 2-channel configurations of the HF-8010/8010A, HF-8050/8050A, HF-8070/8070A, 851S, HF-8090, HF-8091, HF-8092, and HF-8095.</p> <p>These testing and troubleshooting procedures are based on using a control unit and an associated local unit. The most effective method of testing and troubleshooting is obtained by installing the questionable parallel output in the control unit.</p> <p>During these tests when a control unit is referred to it is a receiver-exciter control, or a receiver control. When a local unit is referred to it is a receiver-exciter, an exciter, or a receiver.</p>		

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
1. (Cont)	<p>a. Remove top cover of unit containing the parallel output that is to be tested.</p> <p>b. Remove parallel output. Strap pin pair E6 between middle and right pins. Install it on an extender card and place it in the control unit.</p> <p>c. Set control unit and local unit LINE SELECTOR switches to 115 V.</p> <p>d. Connect control unit and local unit to 115-V ac power source and set power on.</p> <p>e. Measure dc voltages, on the card under test, between the following pins and ground (TP1, brown):</p> <p style="padding-left: 20px;">P1-45 P1-65 P1-114</p> <p>f. Strap local unit for address 0.</p> <p>g. Connect local unit to control unit.</p>	<p>+15 ±1.0 V dc. +5 ±0.5 V dc. -15 ±1.0 V dc.</p>	<p>Check associated power supply.</p>
<p>2. Data inputs, word 1</p> <p>(Cont)</p>	<p>a. Set control unit CONT switch to TEST.</p> <div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;"> <p><i>Note</i></p> </div> <p>Word 1 tests can also be accomplished with the control unit CONT switch in NORM and local unit CONT switch in LCL. Then set local unit controls to positions indicated.</p> <p>b. Set control unit FREQUENCY KHZ controls for 29 999.9(9).</p>	<p>Frequency display reads 29 999.9(9). Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p>Measure logic levels as indicated in chart.</p>

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																												
2. (Cont)	<p>c. Set control unit FREQUENCY KHZ controls for 16 666.6(6).</p> <p>d. Set control unit FREQUENCY KHZ controls for 02 000.0(0).</p>	<p>Frequency display reads 16 666.6(6). Refer to chart for logic levels and associated parallel output pin numbers.</p> <p>Frequency display reads 02 000.0(0). Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p>Measure logic levels as indicated in chart.</p> <p>Measure logic levels as indicated in chart.</p>																																																																												
	<div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;">Note</div> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p> <table border="1" data-bbox="475 873 1500 1640" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2" style="width: 15%;">BCD OUTPUT SIGNAL</th> <th rowspan="2" style="width: 10%;">PARALLEL OUTPUT PIN NO</th> <th colspan="3" style="width: 55%;">LOGIC LEVELS</th> <th rowspan="2" style="width: 10%;">IF ABNORMAL CHECK</th> </tr> <tr> <th style="width: 15%;">29 999.9(9)</th> <th style="width: 15%;">16 666.6(6)</th> <th style="width: 15%;">02 000.0(0)</th> </tr> </thead> <tbody> <tr> <td></td> <td>P1-()</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td rowspan="2">10 MHz</td> <td>(2) 129</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="8">U6, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(1) 64</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td rowspan="4">1 MHz</td> <td>(8) 128</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>(4) 63</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 127</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>(1) 62</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td rowspan="4">100 kHz</td> <td>(8) 126</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="8">U14, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(4) 61</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 125</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 60</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td rowspan="4">10 kHz</td> <td>(8) 124</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>(4) 59</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 123</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 58</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS			IF ABNORMAL CHECK	29 999.9(9)	16 666.6(6)	02 000.0(0)		P1-()					10 MHz	(2) 129	1	0	0	U6, U5, U7, U11, and associated circuits.	(1) 64	0	1	0	1 MHz	(8) 128	1	0	0	(4) 63	0	1	0	(2) 127	0	1	1	(1) 62	1	0	0	100 kHz	(8) 126	1	0	0	U14, U5, U7, U11, and associated circuits.	(4) 61	0	1	0	(2) 125	0	1	0	(1) 60	1	0	0	10 kHz	(8) 124	1	0	0	(4) 59	0	1	0	(2) 123	0	1	0	(1) 58	1	0	0	
BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO			LOGIC LEVELS				IF ABNORMAL CHECK																																																																							
		29 999.9(9)	16 666.6(6)	02 000.0(0)																																																																											
	P1-()																																																																														
10 MHz	(2) 129	1	0	0	U6, U5, U7, U11, and associated circuits.																																																																										
	(1) 64	0	1	0																																																																											
1 MHz	(8) 128	1	0	0																																																																											
	(4) 63	0	1	0																																																																											
	(2) 127	0	1	1																																																																											
	(1) 62	1	0	0																																																																											
100 kHz	(8) 126	1	0	0		U14, U5, U7, U11, and associated circuits.																																																																									
	(4) 61	0	1	0																																																																											
	(2) 125	0	1	0																																																																											
	(1) 60	1	0	0																																																																											
10 kHz	(8) 124	1	0	0																																																																											
	(4) 59	0	1	0																																																																											
	(2) 123	0	1	0																																																																											
	(1) 58	1	0	0																																																																											

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE		NORMAL INDICATION	IF INDICATION IS ABNORMAL		
2. (Cont)	BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS			IF ABNORMAL CHECK
		P1-()	29 999.9(9)	16 666.6(6)	02 000.0(0)	
	1 kHz	(8) 122	1	0	0	U22, U5, U7, U11, and associated circuits.
		(4) 57	0	1	0	
		(2) 121	0	1	0	
		(1) 56	1	0	0	
	100 Hz	(8) 120	1	0	0	
		(4) 55	0	1	0	
		(2) 119	0	1	0	
		(1) 54	1	0	0	
	10 Hz (with no 10-Hz tuning)	(8) 118	0	0	0	U30, U5, U7, U11, and associated circuits.
		(4) 53	0	0	0	
		(2) 117	0	0	0	
		(1) 52	0	0	0	
	10 Hz (with 10-Hz tuning)	(8) 118	1	0	0	
		(4) 53	0	1	0	
		(2) 117	0	1	0	
		(1) 52	1	0	0	
	1 Hz (with no 1-Hz tuning)	(8) 116	0	0	0	U30, U5, U7, U11, and associated circuits.
		(4) 51	0	0	0	
(2) 115		0	0	0		
(1) 50		0	0	0		
1 Hz (with 1-Hz tuning)	(8) 116	1	0	0		
	(4) 51	0	1	0		
	(2) 115	0	1	0		
	(1) 50	1	0	0		
<p style="text-align: center;">Note</p> <p>If a processor control is used, the 1-Hz outputs can be checked in the same manner that the other frequency outputs are checked.</p>						

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																						
3. Data inputs, word 2	<p>a. Set control unit CONT switch to TEST.</p> <div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;"> <i>Note</i> </div> <p>Word 2 tests can also be accomplished with the control unit CONT switch in NORM and local unit CONT switch in REM. Then measure voltages at local unit or control unit parallel output card (the card being tested).</p> <p>Rf gain test, steps b and c, is applicable to receiver and receiver-exciter controls only.</p> <p>b. Set control unit RF GAIN control to MAX.</p> <p>c. Connect a dvm to TP5 (green).</p>	<p>Note dc levels as shown in chart for different RF GAIN positions.</p>	<p>Check U18, U9, U11, U1, and associated circuits. Check also circuit indicated in chart.</p>																																																						
(Cont)	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 45%;">RF GAIN CONTROL SETTINGS</th> <th style="width: 10%;">TP5 (DC VOLTS)</th> <th style="width: 45%;">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td>MAX</td> <td>1</td> <td>0.000 ±0.010</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>*</td> <td>-0.158 ±0.010</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>2</td> <td>-0.316 ±0.010</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>*</td> <td>-0.475 ±0.020</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>3</td> <td>-0.634 ±0.020</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>*</td> <td>-0.792 ±0.030</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>4</td> <td>-0.950 ±0.030</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>*</td> <td>-1.108 ±0.040</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>5</td> <td>-1.266 ±0.040</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>*</td> <td>-1.417 ±0.050</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>6</td> <td>-1.568 ±0.050</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>*</td> <td>-1.712 ±0.060</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>7</td> <td>-1.855 ±0.060</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>*</td> <td>-2.022 ±0.070</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>8</td> <td>-2.188 ±0.070</td> </tr> <tr> <td style="text-align: center;">↓</td> <td>*</td> <td>-2.332 ±0.080</td> </tr> <tr> <td>MIN</td> <td></td> <td></td> </tr> </tbody> </table>			RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK	MAX	1	0.000 ±0.010	↓	*	-0.158 ±0.010	↓	2	-0.316 ±0.010	↓	*	-0.475 ±0.020	↓	3	-0.634 ±0.020	↓	*	-0.792 ±0.030	↓	4	-0.950 ±0.030	↓	*	-1.108 ±0.040	↓	5	-1.266 ±0.040	↓	*	-1.417 ±0.050	↓	6	-1.568 ±0.050	↓	*	-1.712 ±0.060	↓	7	-1.855 ±0.060	↓	*	-2.022 ±0.070	↓	8	-2.188 ±0.070	↓	*	-2.332 ±0.080	MIN		
	RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK																																																						
MAX	1	0.000 ±0.010																																																							
↓	*	-0.158 ±0.010																																																							
↓	2	-0.316 ±0.010																																																							
↓	*	-0.475 ±0.020																																																							
↓	3	-0.634 ±0.020																																																							
↓	*	-0.792 ±0.030																																																							
↓	4	-0.950 ±0.030																																																							
↓	*	-1.108 ±0.040																																																							
↓	5	-1.266 ±0.040																																																							
↓	*	-1.417 ±0.050																																																							
↓	6	-1.568 ±0.050																																																							
↓	*	-1.712 ±0.060																																																							
↓	7	-1.855 ±0.060																																																							
↓	*	-2.022 ±0.070																																																							
↓	8	-2.188 ±0.070																																																							
↓	*	-2.332 ±0.080																																																							
MIN																																																									
<p style="text-align: right; margin-right: 20px;">} and U10.</p>																																																									

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																			
3. (Cont)	<table border="1" data-bbox="391 415 1349 974"> <thead> <tr> <th data-bbox="391 415 800 512">RF GAIN CONTROL SETTINGS</th> <th data-bbox="800 415 1062 512">TP5 (DC VOLTS)</th> <th data-bbox="1062 415 1349 512">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="391 512 800 548">MAX</td> <td data-bbox="800 512 1062 548">9</td> <td data-bbox="1062 512 1349 548">R12</td> </tr> <tr> <td data-bbox="391 548 800 583">↓</td> <td data-bbox="800 548 1062 583">*</td> <td data-bbox="1062 548 1349 583">R12, R20</td> </tr> <tr> <td data-bbox="391 583 800 619">10</td> <td data-bbox="800 583 1062 619">10</td> <td data-bbox="1062 583 1349 619">R11</td> </tr> <tr> <td data-bbox="391 619 800 655">↓</td> <td data-bbox="800 619 1062 655">*</td> <td data-bbox="1062 619 1349 655">R11, R20</td> </tr> <tr> <td data-bbox="391 655 800 690">11</td> <td data-bbox="800 655 1062 690">11</td> <td data-bbox="1062 655 1349 690">R10</td> </tr> <tr> <td data-bbox="391 690 800 726">↓</td> <td data-bbox="800 690 1062 726">*</td> <td data-bbox="1062 690 1349 726">R10, R20</td> </tr> <tr> <td data-bbox="391 726 800 762">rotated</td> <td data-bbox="800 726 1062 762">12</td> <td data-bbox="1062 726 1349 762">R9</td> </tr> <tr> <td data-bbox="391 762 800 798">from MAX</td> <td data-bbox="800 762 1062 798">*</td> <td data-bbox="1062 762 1349 798">R9, R20</td> </tr> <tr> <td data-bbox="391 798 800 833">ccw toward</td> <td data-bbox="800 798 1062 833">13</td> <td data-bbox="1062 798 1349 833">R8</td> </tr> <tr> <td data-bbox="391 833 800 869">MIN</td> <td data-bbox="800 833 1062 869">*</td> <td data-bbox="1062 833 1349 869">R8, R20</td> </tr> <tr> <td data-bbox="391 869 800 905">↓</td> <td data-bbox="800 869 1062 905">14</td> <td data-bbox="1062 869 1349 905">R7</td> </tr> <tr> <td data-bbox="391 905 800 940">↓</td> <td data-bbox="800 905 1062 940">*</td> <td data-bbox="1062 905 1349 940">R7, R20</td> </tr> <tr> <td data-bbox="391 940 800 976">15</td> <td data-bbox="800 940 1062 976">15</td> <td data-bbox="1062 940 1349 976">R6</td> </tr> <tr> <td data-bbox="391 976 800 1012">↓</td> <td data-bbox="800 976 1062 1012">*</td> <td data-bbox="1062 976 1349 1012">R6, R20</td> </tr> <tr> <td data-bbox="391 1012 800 1047">16</td> <td data-bbox="800 1012 1062 1047">16</td> <td data-bbox="1062 1012 1349 1047">R5</td> </tr> <tr> <td data-bbox="391 1047 800 1083">MIN</td> <td data-bbox="800 1047 1062 1083">*</td> <td data-bbox="1062 1047 1349 1083">R5, R20</td> </tr> </tbody> </table>	RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK	MAX	9	R12	↓	*	R12, R20	10	10	R11	↓	*	R11, R20	11	11	R10	↓	*	R10, R20	rotated	12	R9	from MAX	*	R9, R20	ccw toward	13	R8	MIN	*	R8, R20	↓	14	R7	↓	*	R7, R20	15	15	R6	↓	*	R6, R20	16	16	R5	MIN	*	R5, R20		<p data-bbox="1187 730 1328 758">and U2.</p>
		RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK																																																		
MAX	9	R12																																																				
↓	*	R12, R20																																																				
10	10	R11																																																				
↓	*	R11, R20																																																				
11	11	R10																																																				
↓	*	R10, R20																																																				
rotated	12	R9																																																				
from MAX	*	R9, R20																																																				
ccw toward	13	R8																																																				
MIN	*	R8, R20																																																				
↓	14	R7																																																				
↓	*	R7, R20																																																				
15	15	R6																																																				
↓	*	R6, R20																																																				
16	16	R5																																																				
MIN	*	R5, R20																																																				
(Cont)	<p data-bbox="574 1220 656 1247" style="text-align: center;">Note</p> <p data-bbox="391 1268 769 1346">AGC tests, steps d through f, are applicable to the receiver and receiver-exciter controls only.</p> <p data-bbox="358 1373 818 1400">d. Set control unit AGC switch to FAST.</p> <p data-bbox="358 1528 802 1556">e. Set control unit AGC switch to OFF.</p> <p data-bbox="358 1682 818 1709">f. Set control unit AGC switch to SLOW.</p>	<p data-bbox="878 1373 1089 1503">Check logic levels at the associated parallel output pin numbers as shown in chart.</p> <p data-bbox="878 1528 1089 1659">Check logic levels at the associated parallel output pin numbers as shown in chart.</p> <p data-bbox="878 1682 1089 1812">Check logic levels at the associated parallel output pin numbers as shown in chart.</p>																																																				

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																														
<p>3. (Cont)</p>	<p style="text-align: center;">Note</p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p> <table border="1" data-bbox="483 541 1474 924"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="3">AGC SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>FAST</th> <th>OFF</th> <th>SLOW</th> </tr> </thead> <tbody> <tr> <td>CH A AGC OFF</td> <td>84</td> <td>0</td> <td>1</td> <td>0</td> <td rowspan="4">} U26, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>CH A AGC FAST</td> <td>85</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>CH B AGC OFF</td> <td>19</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>CH B AGC FAST</td> <td>20</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p style="text-align: center;">Note</p> <p>Bandwidth tests, steps g and h, are applicable to the receiver control only.</p> <p>g. Set control unit MODE switch to SSB/CW.</p> <p>h. Set control unit BANDWIDTH switch to each of its positions.</p> <p style="text-align: center;">Note</p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>	PARALLEL OUTPUT	PIN NO P1-()	AGC SWITCH POSITION			IF ABNORMAL CHECK	FAST	OFF	SLOW	CH A AGC OFF	84	0	1	0	} U26, U17, U7, U11, and associated circuits.	CH A AGC FAST	85	1	0	0	CH B AGC OFF	19	0	1	0	CH B AGC FAST	20	1	0	0	<p>The display associated with the BANDWIDTH switch positions lights. Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p>Measure logic levels as indicated in chart.</p>
PARALLEL OUTPUT	PIN NO P1-()			AGC SWITCH POSITION				IF ABNORMAL CHECK																									
		FAST	OFF	SLOW																													
CH A AGC OFF	84	0	1	0	} U26, U17, U7, U11, and associated circuits.																												
CH A AGC FAST	85	1	0	0																													
CH B AGC OFF	19	0	1	0																													
CH B AGC FAST	20	1	0	0																													
<p>(Cont)</p>																																	

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																																																				
3. (Cont)	<table border="1" data-bbox="381 388 1393 882"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="8">BANDWIDTH SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>16</th> <th>A</th> <th>B</th> <th>USB</th> <th>LSB</th> <th>C</th> <th>D</th> <th>E</th> </tr> </thead> <tbody> <tr> <td>FL8</td> <td>100</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td rowspan="8">U27, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>FL3</td> <td>33</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>FL4</td> <td>98</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>FL1</td> <td>32</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>FL2</td> <td>97</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>FL5</td> <td>34</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>FL6</td> <td>35</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>FL7</td> <td>99</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p data-bbox="584 1003 665 1033" style="text-align: center;">Note</p> <p data-bbox="397 1054 782 1108">Mode tests, step i, are applicable to the receiver control only.</p> <p data-bbox="365 1129 860 1184">i. Set MODE switch (receiver control only) to each of its positions.</p> <p data-bbox="597 1360 678 1390" style="text-align: center;">Note</p> <p data-bbox="397 1411 690 1465">Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>	PARALLEL OUTPUT	PIN NO P1-()	BANDWIDTH SWITCH POSITION								IF ABNORMAL CHECK	16	A	B	USB	LSB	C	D	E	FL8	100	1	0	0	0	0	0	0	0	U27, U17, U7, U11, and associated circuits.	FL3	33	0	1	0	0	0	0	0	0	FL4	98	0	0	1	0	0	0	0	0	FL1	32	0	0	0	1	0	0	0	0	FL2	97	0	0	0	0	1	0	0	0	FL5	34	0	0	0	0	0	1	0	0	FL6	35	0	0	0	0	0	0	1	0	FL7	99	0	0	0	0	0	0	0	1	<p data-bbox="901 1138 1128 1339">The display associated with the MODE switch position lights. Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p data-bbox="1153 1138 1393 1192">Measure logic levels as indicated in chart.</p>
PARALLEL OUTPUT	PIN NO P1-()			BANDWIDTH SWITCH POSITION									IF ABNORMAL CHECK																																																																																										
		16	A	B	USB	LSB	C	D	E																																																																																														
FL8	100	1	0	0	0	0	0	0	0	U27, U17, U7, U11, and associated circuits.																																																																																													
FL3	33	0	1	0	0	0	0	0	0																																																																																														
FL4	98	0	0	1	0	0	0	0	0																																																																																														
FL1	32	0	0	0	1	0	0	0	0																																																																																														
FL2	97	0	0	0	0	1	0	0	0																																																																																														
FL5	34	0	0	0	0	0	1	0	0																																																																																														
FL6	35	0	0	0	0	0	0	1	0																																																																																														
FL7	99	0	0	0	0	0	0	0	1																																																																																														
(Cont)																																																																																																							

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																			
3. (Cont)	<table border="1" data-bbox="472 348 1474 863"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="3">MODE SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>*SSB/CW</th> <th>*AM</th> <th>ISB</th> </tr> </thead> <tbody> <tr> <td>SSB EN</td> <td>72</td> <td>1</td> <td>0</td> <td>1</td> <td rowspan="5">} U25, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>AM EN</td> <td>8</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>FM EN</td> <td>73</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>CW EN</td> <td>9</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>ISB EN</td> <td>74</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p data-bbox="492 783 1393 835">*In these positions the display and logic levels associated with the BANDWIDTH switch position are also activated.</p> <p data-bbox="667 961 760 993">Note</p> <p data-bbox="492 1014 927 1087">Mode tests, step j, are applicable to the exciter and receiver-exciter controls only.</p> <p data-bbox="467 1115 943 1188">j. Set MODE switch (exciter and receiver-exciter controls only) to each of its positions.</p> <p data-bbox="667 1346 760 1377">Note</p> <p data-bbox="492 1398 789 1451">Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>	PARALLEL OUTPUT	PIN NO P1-()	MODE SWITCH POSITION			IF ABNORMAL CHECK	*SSB/CW	*AM	ISB	SSB EN	72	1	0	1	} U25, U17, U7, U11, and associated circuits.	AM EN	8	0	1	0	FM EN	73	0	0	0	CW EN	9	0	0	0	ISB EN	74	0	0	1	<p data-bbox="987 1115 1224 1325">The display associated with the MODE switch position lights. Refer to chart for logic levels and associated parallel output pin numbers.</p>	
PARALLEL OUTPUT	PIN NO P1-()			MODE SWITCH POSITION				IF ABNORMAL CHECK																														
		*SSB/CW	*AM	ISB																																		
SSB EN	72	1	0	1	} U25, U17, U7, U11, and associated circuits.																																	
AM EN	8	0	1	0																																		
FM EN	73	0	0	0																																		
CW EN	9	0	0	0																																		
ISB EN	74	0	0	1																																		
(Cont)																																						

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																
3. (Cont)	<table border="1" data-bbox="381 403 1386 884"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="5">MODE SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>CW</th> <th>LSB</th> <th>USB</th> <th>AM</th> <th>ISB</th> </tr> </thead> <tbody> <tr> <td>SSB EN</td> <td>72</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td rowspan="3">U25, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>AM EN</td> <td>8</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>FM EN</td> <td>73</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>CW EN</td> <td>9</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td rowspan="4">U27, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>ISB EN</td> <td>74</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>FL1 (USB) EN</td> <td>32</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>FL2 (LSB) EN</td> <td>97</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	PARALLEL OUTPUT	PIN NO P1-()	MODE SWITCH POSITION					IF ABNORMAL CHECK	CW	LSB	USB	AM	ISB	SSB EN	72	1	1	1	0	1	U25, U17, U7, U11, and associated circuits.	AM EN	8	0	0	0	1	0	FM EN	73	0	0	0	0	0	CW EN	9	1	0	0	0	0	U27, U17, U7, U11, and associated circuits.	ISB EN	74	0	0	0	0	1	FL1 (USB) EN	32	0	0	1	0	0	FL2 (LSB) EN	97	0	1	0	0	0		
PARALLEL OUTPUT	PIN NO P1-()			MODE SWITCH POSITION						IF ABNORMAL CHECK																																																									
		CW	LSB	USB	AM	ISB																																																													
SSB EN	72	1	1	1	0	1	U25, U17, U7, U11, and associated circuits.																																																												
AM EN	8	0	0	0	1	0																																																													
FM EN	73	0	0	0	0	0																																																													
CW EN	9	1	0	0	0	0	U27, U17, U7, U11, and associated circuits.																																																												
ISB EN	74	0	0	0	0	1																																																													
FL1 (USB) EN	32	0	0	1	0	0																																																													
FL2 (LSB) EN	97	0	1	0	0	0																																																													
4. Data inputs, word 3 (Cont)	<p>a. Set control unit CONT switch to TEST.</p> <p style="text-align: center;">Note</p> <p>Word 3 tests can also be accomplished with control unit CONT switch in NORM and local unit CONT switch in REM. Then measure voltages at local unit parallel output card (the card being tested).</p> <p>Pa tests, steps b through e, are applicable to the exciter and receiver-exciter controls only.</p> <p>b. Set control unit PA PWR switch to OFF.</p> <p>c. Set control unit PA PWR switch to STBY.</p> <p>d. Set control unit PA PWR switch to HIGH PWR.</p>	<p>Check logic levels at the associated parallel output pin numbers as shown in chart.</p> <p>Check logic levels at the associated parallel output pin numbers as shown in chart.</p> <p>Check logic levels at the associated parallel output pin numbers as shown in chart.</p>																																																																	

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																														
4. (Cont)	<p>e. Set control unit PA PWR switch to LOW PWR.</p> <p style="text-align: center;">Note</p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p> <table border="1" data-bbox="509 653 1495 1010" style="margin: 10px auto;"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="4">PA PWR SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>OFF</th> <th>STBY</th> <th>HIGH PWR</th> <th>LOW PWR</th> </tr> </thead> <tbody> <tr> <td>PA LV EN</td> <td>79</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td rowspan="3">} U19, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>PA HV EN</td> <td>14</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>LO PWR EN</td> <td>78</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	PARALLEL OUTPUT	PIN NO P1-()	PA PWR SWITCH POSITION				IF ABNORMAL CHECK	OFF	STBY	HIGH PWR	LOW PWR	PA LV EN	79	0	1	1	1	} U19, U5, U7, U11, and associated circuits.	PA HV EN	14	0	0	1	1	LO PWR EN	78	0	0	0	1	<p>Check logic levels at the associated parallel output pin numbers as shown in chart.</p>	
PARALLEL OUTPUT	PIN NO P1-()			PA PWR SWITCH POSITION					IF ABNORMAL CHECK																								
		OFF	STBY	HIGH PWR	LOW PWR																												
PA LV EN	79	0	1	1	1	} U19, U5, U7, U11, and associated circuits.																											
PA HV EN	14	0	0	1	1																												
LO PWR EN	78	0	0	0	1																												
(Cont)	<p style="text-align: center;">Note</p> <p>Pilot carrier tests, steps f and g, are applicable to the exciter and receiver-exciter controls only.</p> <p>f. Set control unit P CAR switch to OFF.</p> <p>g. Set control unit P CAR switch to ON.</p> <p style="text-align: center;">Note</p> <p>Dvbfo tests, steps h through k, are applicable only to the receiver and receiver-exciter controls with a dvbfo option installed.</p> <p>h. Set the control unit MODE switch to SSB/CW or CW and BFO switch to VAR.</p>	<p>Logic level 0 at P1-82 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-82 (NLT +3.0 V dc).</p>	<p>} Check U19, U5, U7, U11, and associated circuits.</p>																														

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																												
4. (Cont)	<p>i. Set digital VBFO controls for +9990 Hz.</p> <p>j. Set digital VBFO controls for -6660 Hz.</p> <p>k. Set digital VBFO controls for +1000 Hz.</p> <p style="text-align: center;">Note</p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>	<p>VBFO frequency display reads +9990. Refer to chart for logic levels and associated parallel output pin numbers.</p> <p>VBFO frequency display reads -6660. Refer to chart for logic levels and associated parallel output pin numbers.</p> <p>VBFO frequency display reads +1000. Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p>Measure logic levels as indicated in chart.</p> <p>Measure logic levels as indicated in chart.</p> <p>Measure logic levels as indicated in chart.</p>																																																																												
(Cont)	<table border="1"> <thead> <tr> <th rowspan="2">BCD OUTPUT SIGNAL</th> <th rowspan="2">PARALLEL OUTPUT PIN NO</th> <th colspan="3">LOGIC LEVELS</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>+9990</th> <th>-6660</th> <th>+1000</th> </tr> </thead> <tbody> <tr> <td></td> <td>P1-()</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td rowspan="4">DVBFO 1 kHz</td> <td>(8) 48</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="4">U29, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(4) 113</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 47</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 112</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td rowspan="4">DVBFO 100 Hz</td> <td>(8) 46</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="4">U21, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(4) 111</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 110</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 44</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td rowspan="4">DVBFO 10 Hz</td> <td>(8) 109</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="4">U21, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(4) 43</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 108</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 42</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>DVBFO SIGN</td> <td>107</td> <td>1</td> <td>0</td> <td>1</td> <td>U29, U5, U7, U11, and associated circuits.</td> </tr> </tbody> </table>				BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS			IF ABNORMAL CHECK	+9990	-6660	+1000		P1-()					DVBFO 1 kHz	(8) 48	1	0	0	U29, U5, U7, U11, and associated circuits.	(4) 113	0	1	0	(2) 47	0	1	0	(1) 112	1	0	1	DVBFO 100 Hz	(8) 46	1	0	0	U21, U5, U7, U11, and associated circuits.	(4) 111	0	1	0	(2) 110	0	1	0	(1) 44	1	0	0	DVBFO 10 Hz	(8) 109	1	0	0	U21, U5, U7, U11, and associated circuits.	(4) 43	0	1	0	(2) 108	0	1	0	(1) 42	1	0	0	DVBFO SIGN	107	1	0	1	U29, U5, U7, U11, and associated circuits.
BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS					IF ABNORMAL CHECK																																																																								
		+9990	-6660	+1000																																																																											
	P1-()																																																																														
DVBFO 1 kHz	(8) 48	1	0	0	U29, U5, U7, U11, and associated circuits.																																																																										
	(4) 113	0	1	0																																																																											
	(2) 47	0	1	0																																																																											
	(1) 112	1	0	1																																																																											
DVBFO 100 Hz	(8) 46	1	0	0	U21, U5, U7, U11, and associated circuits.																																																																										
	(4) 111	0	1	0																																																																											
	(2) 110	0	1	0																																																																											
	(1) 44	1	0	0																																																																											
DVBFO 10 Hz	(8) 109	1	0	0	U21, U5, U7, U11, and associated circuits.																																																																										
	(4) 43	0	1	0																																																																											
	(2) 108	0	1	0																																																																											
	(1) 42	1	0	0																																																																											
DVBFO SIGN	107	1	0	1	U29, U5, U7, U11, and associated circuits.																																																																										

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																																																																
4. (Cont)	<p style="text-align: center;">Note</p> <p>Analog vbfo tests, steps l and m, are applicable only to the receiver and receiver-exciter controls with an analog vbfo option installed.</p> <p>l. Set the control unit MODE switch to SSB/CW or CW and BFO switch to VAR.</p> <p>m. Rotate the BFO control through its complete range.</p>	Check logic levels at the associated parallel output pin numbers as shown in chart.																																																																																																																	
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="3" style="width: 15%;">BCD OUTPUT SIGNAL</th> <th colspan="4" style="width: 30%;">LOGIC LEVELS</th> <th rowspan="3" style="width: 10%;">LOGIC DISPLAY</th> <th rowspan="3" style="width: 15%;">IF ABNORMAL CHECK</th> </tr> <tr> <th colspan="4" style="text-align: center;">PARALLEL OUTPUT PIN NO P₁-()</th> </tr> <tr> <th style="width: 5%;">48</th> <th style="width: 5%;">113</th> <th style="width: 5%;">47</th> <th style="width: 5%;">112</th> </tr> </thead> <tbody> <tr> <td rowspan="16" style="vertical-align: middle;"> <div style="display: flex; flex-direction: column; align-items: center;"> <div style="margin-bottom: 10px;">- (Full ccw)</div> <div style="margin-bottom: 10px;">↓</div> <div style="margin-bottom: 10px;">Rotated from - cw toward</div> <div style="margin-bottom: 10px;">+</div> <div style="margin-bottom: 10px;">↓</div> <div>+(Full cw)</div> </div> </td> <td>1</td><td>1</td><td>1</td><td>1</td><td></td><td rowspan="16" style="vertical-align: middle;"> U29, U5, U7, U11, and associated circuits. </td> </tr> <tr><td>2</td><td>1</td><td>1</td><td>1</td><td>0</td><td></td></tr> <tr><td>3</td><td>1</td><td>1</td><td>0</td><td>1</td><td></td></tr> <tr><td>4</td><td>1</td><td>1</td><td>0</td><td>0</td><td></td></tr> <tr><td>5</td><td>1</td><td>0</td><td>1</td><td>1</td><td></td></tr> <tr><td>6</td><td>1</td><td>0</td><td>1</td><td>0</td><td></td></tr> <tr><td>7</td><td>1</td><td>0</td><td>0</td><td>1</td><td></td></tr> <tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td><td></td></tr> <tr><td>9</td><td>0</td><td>1</td><td>1</td><td>1</td><td></td></tr> <tr><td>10</td><td>0</td><td>1</td><td>1</td><td>0</td><td></td></tr> <tr><td>11</td><td>0</td><td>1</td><td>0</td><td>1</td><td></td></tr> <tr><td>12</td><td>0</td><td>1</td><td>0</td><td>0</td><td></td></tr> <tr><td>13</td><td>0</td><td>0</td><td>1</td><td>1</td><td></td></tr> <tr><td>14</td><td>0</td><td>0</td><td>1</td><td>0</td><td></td></tr> <tr><td>15</td><td>0</td><td>0</td><td>0</td><td>1</td><td></td></tr> <tr><td>16</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td></tr> </tbody> </table>				BCD OUTPUT SIGNAL	LOGIC LEVELS				LOGIC DISPLAY	IF ABNORMAL CHECK	PARALLEL OUTPUT PIN NO P ₁ -()				48	113	47	112	<div style="display: flex; flex-direction: column; align-items: center;"> <div style="margin-bottom: 10px;">- (Full ccw)</div> <div style="margin-bottom: 10px;">↓</div> <div style="margin-bottom: 10px;">Rotated from - cw toward</div> <div style="margin-bottom: 10px;">+</div> <div style="margin-bottom: 10px;">↓</div> <div>+(Full cw)</div> </div>	1	1	1	1		U29, U5, U7, U11, and associated circuits.	2	1	1	1	0		3	1	1	0	1		4	1	1	0	0		5	1	0	1	1		6	1	0	1	0		7	1	0	0	1		8	1	0	0	0		9	0	1	1	1		10	0	1	1	0		11	0	1	0	1		12	0	1	0	0		13	0	0	1	1		14	0	0	1	0		15	0	0	0	1		16	0	0	0	0	
BCD OUTPUT SIGNAL	LOGIC LEVELS				LOGIC DISPLAY	IF ABNORMAL CHECK																																																																																																													
	PARALLEL OUTPUT PIN NO P ₁ -()																																																																																																																		
	48	113	47	112																																																																																																															
<div style="display: flex; flex-direction: column; align-items: center;"> <div style="margin-bottom: 10px;">- (Full ccw)</div> <div style="margin-bottom: 10px;">↓</div> <div style="margin-bottom: 10px;">Rotated from - cw toward</div> <div style="margin-bottom: 10px;">+</div> <div style="margin-bottom: 10px;">↓</div> <div>+(Full cw)</div> </div>	1	1	1	1		U29, U5, U7, U11, and associated circuits.																																																																																																													
	2	1	1	1	0																																																																																																														
	3	1	1	0	1																																																																																																														
	4	1	1	0	0																																																																																																														
	5	1	0	1	1																																																																																																														
	6	1	0	1	0																																																																																																														
	7	1	0	0	1																																																																																																														
	8	1	0	0	0																																																																																																														
	9	0	1	1	1																																																																																																														
	10	0	1	1	0																																																																																																														
	11	0	1	0	1																																																																																																														
	12	0	1	0	0																																																																																																														
	13	0	0	1	1																																																																																																														
	14	0	0	1	0																																																																																																														
	15	0	0	0	1																																																																																																														
	16	0	0	0	0																																																																																																														

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>5. Data inputs, word 4</p>	<p>a. Set control unit CONT switch to NORM.</p> <p>b. Set local unit CONT switch to LCL.</p> <p style="text-align: center;">Note</p> <p>System key test, steps c and d, is applicable only to exciter and receiver-exciter controls.</p> <p>c. Set local unit KEY switch to LOCK.</p> <p>d. Set local unit KEY switch to NORM.</p> <p>e. Set local unit PWR switch off and back on.</p> <p>f. Change any frequency control on local unit front panel.</p> <p style="text-align: center;">Note</p> <p>Receive overload test, steps g and h, is applicable only to receiver and receiver-exciter controls.</p> <p>g. Connect +5 V dc to local unit J16-27.</p> <p>h. Remove +5 V dc from local unit J16-27.</p> <p style="text-align: center;">Note</p> <p>Coupler fault test, steps i and j, is applicable only to exciter and receiver-exciter controls.</p>	<p>Control unit KEY display lights. Logic level 1 at P1-68 (NLT +3.0 V dc).</p> <p>Control unit KEY display goes out. Logic level 0 at P1-68 (NMT 0.5 V dc).</p> <p>Control unit EXCTR FAULT, RCV FAULT, or R/E FAULT lights. Logic level 1 at P1-12 (NLT +3.0 V dc).</p> <p>Control unit EXCTR FAULT, RCV FAULT, or R/E FAULT goes out. Logic level 0 at P1-12 (NMT 0.5 V dc).</p> <p>Control unit RCV OVERLOAD lights. Logic level 1 at P1-67 (NLT +3.0 V dc).</p> <p>Control unit RCV OVERLOAD goes out. Logic level 0 at P1-67 (NMT 0.5 V dc).</p>	<p>Check U15, U17, U7, U11, and associated circuits.</p> <p>Check U16, U12, U32, U8, U17, U7, U11, and associated circuits.</p> <p>Check U16, U17, U7, U11, and associated circuits.</p> <p>Same as step g.</p>
(Cont)			

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	<p>i. Connect +5 V dc to local unit J15-1.</p> <p>j. Remove +5 V dc from local unit J15-1.</p> <p style="text-align: center;">Note</p> <p>Rf out test, steps k and l, is applicable only to exciter and receiver-exciter controls.</p> <p>k. Connect ground signal to local unit J15-5.</p> <p>l. Remove ground signal from local unit J15-5.</p> <p style="text-align: center;">Note</p> <p>Pa fault test, steps m and n, is applicable only to exciter and receiver-exciter controls.</p> <p>m. Connect +5 V dc to local unit J15-3.</p> <p>n. Remove +5 V dc from local unit J15-3.</p> <p style="text-align: center;">Note</p> <p>Pa ready test, steps o and p, is applicable only to exciter and receiver-exciter controls.</p> <p>o. Connect ground signal to local unit J15-21.</p>	<p>Control unit COUPLER FAULT lights. Logic level 1 at P1-13 (NLT +3.0 V dc).</p> <p>Control unit COUPLER FAULT lights. Logic level 0 at P1-13 (NMT 0.5 V dc).</p> <p>Control unit RF OUT lights. Logic level 1 at P1-5 (NLT +3.0 V dc).</p> <p>Control unit RF OUT goes out. Logic level 0 at P1-5 (NMT 0.5 V dc).</p> <p>Control unit PA FAULT lights. Logic level 1 at P1-77 (NLT +3.0 V dc).</p> <p>Control unit PA FAULT goes out. Logic level 0 at P1-77 (NMT 0.5 V dc).</p> <p>Control unit PA READY lights. Logic level 0 at P1-69 (NMT 0.5 V dc).</p>	<p>} Same as step g.</p>
(Cont)			

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	<p>p. Remove ground signal from local unit J15-21.</p> <p>q. Press and hold local unit CONT switch to MON.</p> <p>r. Set local unit CONT switch to REM.</p> <p>s. Set local unit CONT switch to LCL.</p> <p>t. Set local unit CONT switch to REM.</p> <p>u. Set local unit CONT switch to LCL.</p> <p>v. Apply a ground to local unit A13U51A-6.</p> <p>w. Apply a ground to local unit A13U51A-3.</p> <p>x. Remove ground from local unit A13U51A-3.</p> <p>y. Apply ground to local unit A13U16A-1, 2, 8.</p> <p>z. Remove ground from local unit A13U16A-1, 2, 8.</p> <p>aa. Remove ground from local unit A13U51A-6.</p> <p>ab. Apply ground to local unit A13U42A-3.</p>	<p>Control unit PA READY goes out. Logic level 0 at P1-69 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-30 (NLT +3.0 V dc).</p> <p>Logic level 0 at P1-30 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-95 (NLT +3.0 V dc).</p> <p>Control unit BUSY indicator lights. Logic level 1 at P1-7 (NLT +3.0 V dc).</p> <p>After short delay logic level 0 at P1-95 (NMT 0.5 V dc).</p> <p>After short delay control unit BUSY indicator goes out. Logic level 0 at P1-7 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-29 (NLT +3.0 V dc).</p> <p>Logic level 0 at P1-29 (NMT 0.5 V dc).</p>	<p>Same as step g.</p> <p>} Check U24, U17, U7, U11, and associated circuits.</p> <p>} Check U28, U20, U12, U4, U24, U17, U7, U11, and associated circuits.</p> <p>} Same as step s.</p> <p>} Same as step q.</p>
(Cont)			

Table 1. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	ac. Remove ground from local unit A13U42A-3. ad. Apply +5 V dc to local unit J16-8. ae. Remove +5 V dc from local unit J16-8.	Control unit PRESEL FAULT lights. Logic level 1 at P1-28 (NLT +3.0 V dc). Control unit PRESEL FAULT goes out. Logic level 0 at P1-28 (NMT 0.5 V dc).	Same as step q.

Table 2. Parallel Output, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>1. Setup</p>	<p style="text-align: center;">Note</p> <p>The testing and troubleshooting procedures herein are for 1-, 2-, 3-, and 4-channel configurations of the HF-8014/8014A, HF-8054/8054A, HF-8093, and HF-8094</p> <p>These testing and troubleshooting procedures are based on using a control unit and an associated local unit. The most effective method of testing and troubleshooting is obtained by installing the questionable parallel output in the control unit.</p> <p>During these tests when a control unit is referred to it is an exciter control, or a receiver control. When a local unit is referred to it is an exciter, or a receiver.</p> <ol style="list-style-type: none"> a. Remove top cover of unit containing the parallel output that is to be tested. b. Remove parallel output. Strap pin pair E6 between middle and left pins. Install it on an extender card and place it in the control unit. c. Set control unit and local unit LINE SELECTOR switches to 115 V. d. Connect control unit and local unit to 115-V ac power source and set power on. e. Measure dc voltages, on the card under test, between the following pins and ground (TP1, brown): <ul style="list-style-type: none"> P1-45 P1-65 P1-114 f. Strap local unit for address 0. g. Connect local unit to control unit. 	<p>+15 ±1.0 V dc. +5 ±0.5 V dc. -15 ±1.0 V dc.</p>	<p>Check associated power supply.</p>
<p>2. Data inputs, word 1</p> <p>(Cont)</p>	<ol style="list-style-type: none"> a. Set control unit CONT switch to TEST. <p style="text-align: center;">Note</p> <p>Word 1 tests can also be accomplished with the control unit CONT switch in NORM and local unit CONT switch in LCL. Then set local unit controls to positions indicated.</p> <ol style="list-style-type: none"> b. Set control unit FREQUENCY KHZ controls for 29 999.9(9). 	<p>Frequency display reads 29 999.9(9). Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p>Measure logic levels as indicated in chart.</p>

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																				
2. (Cont)	<p>c. Set control unit FREQUENCY KHZ controls for 16 666.6(6).</p> <p>d. Set control unit FREQUENCY KHZ controls for 02 000.0(0).</p> <div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;">Note</div> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>	<p>Frequency display reads 16 666.6(6). Refer to chart for logic levels and associated parallel output pin numbers.</p> <p>Frequency display reads 02 000.0(0). Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p>Measure logic levels as indicated in chart.</p> <p>Measure logic levels as indicated in chart.</p>																																																																				
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2" style="width: 15%;">BCD OUTPUT SIGNAL</th> <th rowspan="2" style="width: 10%;">PARALLEL OUTPUT PIN NO</th> <th colspan="3" style="width: 45%;">LOGIC LEVELS</th> <th rowspan="2" style="width: 25%;">IF ABNORMAL CHECK</th> </tr> <tr> <th style="width: 15%;">29 999.9(9)</th> <th style="width: 15%;">16 666.6(6)</th> <th style="width: 15%;">02 000.0(0)</th> </tr> </thead> <tbody> <tr> <td rowspan="2">10 MHz {</td> <td>(2) 129</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="8">U6, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(1) 64</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td rowspan="4">1 MHz {</td> <td>(8) 128</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>(4) 63</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 127</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>(1) 62</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td rowspan="4">100 kHz {</td> <td>(8) 126</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="8">U14, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(4) 61</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 125</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 60</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td rowspan="4">10 kHz {</td> <td>(8) 124</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>(4) 59</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 123</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 58</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS			IF ABNORMAL CHECK	29 999.9(9)	16 666.6(6)	02 000.0(0)	10 MHz {	(2) 129	1	0	0	U6, U5, U7, U11, and associated circuits.	(1) 64	0	1	0	1 MHz {	(8) 128	1	0	0	(4) 63	0	1	0	(2) 127	0	1	1	(1) 62	1	0	0	100 kHz {	(8) 126	1	0	0	U14, U5, U7, U11, and associated circuits.	(4) 61	0	1	0	(2) 125	0	1	0	(1) 60	1	0	0	10 kHz {	(8) 124	1	0	0	(4) 59	0	1	0	(2) 123	0	1	0	(1) 58	1	0
BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO			LOGIC LEVELS				IF ABNORMAL CHECK																																																															
		29 999.9(9)	16 666.6(6)	02 000.0(0)																																																																			
10 MHz {	(2) 129	1	0	0	U6, U5, U7, U11, and associated circuits.																																																																		
	(1) 64	0	1	0																																																																			
1 MHz {	(8) 128	1	0	0																																																																			
	(4) 63	0	1	0																																																																			
	(2) 127	0	1	1																																																																			
	(1) 62	1	0	0																																																																			
100 kHz {	(8) 126	1	0	0		U14, U5, U7, U11, and associated circuits.																																																																	
	(4) 61	0	1	0																																																																			
	(2) 125	0	1	0																																																																			
	(1) 60	1	0	0																																																																			
10 kHz {	(8) 124	1	0	0																																																																			
	(4) 59	0	1	0																																																																			
	(2) 123	0	1	0																																																																			
	(1) 58	1	0	0																																																																			

(Cont)

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE		NORMAL INDICATION	IF INDICATION IS ABNORMAL		
2. (Cont)	BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS			IF ABNORMAL CHECK
		P1-()	29 999.9(9)	16 666.6(6)	02 000.0(0)	
	1 kHz	(8)	122	1	0	U22, U5, U7, U11, and associated circuits.
		(4)	57	0	1	
		(2)	121	0	1	
		(1)	56	1	0	
	100 Hz	(8)	120	1	0	
		(4)	55	0	1	
		(2)	119	0	1	
		(1)	54	1	0	
	10 Hz (with no 10-Hz tuning)	(8)	118	0	0	U30, U5, U7, U11, and associated circuits.
		(4)	53	0	0	
		(2)	117	0	0	
		(1)	52	0	0	
	10 Hz (with 10-Hz tuning)	(8)	118	1	0	
		(4)	53	0	1	
		(2)	117	0	1	
		(1)	52	1	0	
	1 Hz (with no 1-Hz tuning)	(8)	116	0	0	U30, U5, U7, U11, and associated circuits.
		(4)	51	0	0	
		(2)	115	0	0	
		(1)	50	0	0	
	1 Hz (with 1-Hz tuning)	(8)	116	1	0	
		(4)	51	0	1	
		(2)	115	0	1	
(1)		50	1	0		
<p style="text-align: center;">Note</p> <p>If a processor control is used, the 1-Hz outputs can be checked in the same manner that the other frequency outputs are checked.</p>						

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																						
<p>3. Data inputs, word 2</p>	<p>a. Set control unit CONT switch to TEST.</p> <p style="text-align: center;">Note</p> <p>Word 2 tests can also be accomplished with the control unit CONT switch in NORM and local unit CONT switch in REM. Then measure voltages at local unit or control unit parallel output card (the card being tested).</p> <p>Rf gain test, steps b and c, is applicable to receiver controls only.</p> <p>b. Set control unit RF GAIN control to MAX.</p> <p>c. Connect a dvm to TP5 (green).</p>	<p>Note dc levels as shown in chart for different RF GAIN positions.</p>	<p>Check U18, U9, U11, U1, and associated circuits. Check also circuit indicated in chart.</p>																																																						
<p>(Cont)</p>	<table border="1"> <thead> <tr> <th data-bbox="529 1039 935 1115">RF GAIN CONTROL SETTINGS</th> <th data-bbox="935 1039 1192 1115">TP5 (DC VOLTS)</th> <th data-bbox="1192 1039 1479 1115">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="529 1115 935 1556"> <p>MAX</p> <p style="text-align: center;">↓</p> <p style="text-align: center;">rotated from MAX ccw toward MIN</p> <p style="text-align: center;">↓</p> <p>MIN</p> </td> <td data-bbox="935 1115 1192 1556"> <table border="0"> <tr><td>1</td><td>0.000 ±0.010</td></tr> <tr><td>*</td><td>-0.158 ±0.010</td></tr> <tr><td>2</td><td>-0.316 ±0.010</td></tr> <tr><td>*</td><td>-0.475 ±0.020</td></tr> <tr><td>3</td><td>-0.634 ±0.020</td></tr> <tr><td>*</td><td>-0.792 ±0.030</td></tr> <tr><td>4</td><td>-0.950 ±0.030</td></tr> <tr><td>*</td><td>-1.108 ±0.040</td></tr> <tr><td>5</td><td>-1.266 ±0.040</td></tr> <tr><td>*</td><td>-1.417 ±0.050</td></tr> <tr><td>6</td><td>-1.568 ±0.050</td></tr> <tr><td>*</td><td>-1.712 ±0.060</td></tr> <tr><td>7</td><td>-1.855 ±0.060</td></tr> <tr><td>*</td><td>-2.022 ±0.070</td></tr> <tr><td>8</td><td>-2.188 ±0.070</td></tr> <tr><td>*</td><td>-2.332 ±0.080</td></tr> </table> </td> <td data-bbox="1192 1115 1479 1556"> <table border="0"> <tr><td>None</td></tr> <tr><td>R20</td></tr> <tr><td>R19</td></tr> <tr><td>R19, R20</td></tr> <tr><td>R18</td></tr> <tr><td>R18, R20</td></tr> <tr><td>R17</td></tr> <tr><td>R17, R20</td></tr> <tr><td>R16</td></tr> <tr><td>R16, R20</td></tr> <tr><td>R15</td></tr> <tr><td>R15, R20</td></tr> <tr><td>R14</td></tr> <tr><td>R14, R20</td></tr> <tr><td>R13</td></tr> <tr><td>R13, R20</td></tr> </table> <p style="text-align: right;">} and U10.</p> </td> </tr> </tbody> </table>			RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK	<p>MAX</p> <p style="text-align: center;">↓</p> <p style="text-align: center;">rotated from MAX ccw toward MIN</p> <p style="text-align: center;">↓</p> <p>MIN</p>	<table border="0"> <tr><td>1</td><td>0.000 ±0.010</td></tr> <tr><td>*</td><td>-0.158 ±0.010</td></tr> <tr><td>2</td><td>-0.316 ±0.010</td></tr> <tr><td>*</td><td>-0.475 ±0.020</td></tr> <tr><td>3</td><td>-0.634 ±0.020</td></tr> <tr><td>*</td><td>-0.792 ±0.030</td></tr> <tr><td>4</td><td>-0.950 ±0.030</td></tr> <tr><td>*</td><td>-1.108 ±0.040</td></tr> <tr><td>5</td><td>-1.266 ±0.040</td></tr> <tr><td>*</td><td>-1.417 ±0.050</td></tr> <tr><td>6</td><td>-1.568 ±0.050</td></tr> <tr><td>*</td><td>-1.712 ±0.060</td></tr> <tr><td>7</td><td>-1.855 ±0.060</td></tr> <tr><td>*</td><td>-2.022 ±0.070</td></tr> <tr><td>8</td><td>-2.188 ±0.070</td></tr> <tr><td>*</td><td>-2.332 ±0.080</td></tr> </table>	1	0.000 ±0.010	*	-0.158 ±0.010	2	-0.316 ±0.010	*	-0.475 ±0.020	3	-0.634 ±0.020	*	-0.792 ±0.030	4	-0.950 ±0.030	*	-1.108 ±0.040	5	-1.266 ±0.040	*	-1.417 ±0.050	6	-1.568 ±0.050	*	-1.712 ±0.060	7	-1.855 ±0.060	*	-2.022 ±0.070	8	-2.188 ±0.070	*	-2.332 ±0.080	<table border="0"> <tr><td>None</td></tr> <tr><td>R20</td></tr> <tr><td>R19</td></tr> <tr><td>R19, R20</td></tr> <tr><td>R18</td></tr> <tr><td>R18, R20</td></tr> <tr><td>R17</td></tr> <tr><td>R17, R20</td></tr> <tr><td>R16</td></tr> <tr><td>R16, R20</td></tr> <tr><td>R15</td></tr> <tr><td>R15, R20</td></tr> <tr><td>R14</td></tr> <tr><td>R14, R20</td></tr> <tr><td>R13</td></tr> <tr><td>R13, R20</td></tr> </table> <p style="text-align: right;">} and U10.</p>	None	R20	R19	R19, R20	R18	R18, R20	R17	R17, R20	R16	R16, R20	R15	R15, R20	R14	R14, R20	R13	R13, R20
	RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK																																																						
<p>MAX</p> <p style="text-align: center;">↓</p> <p style="text-align: center;">rotated from MAX ccw toward MIN</p> <p style="text-align: center;">↓</p> <p>MIN</p>	<table border="0"> <tr><td>1</td><td>0.000 ±0.010</td></tr> <tr><td>*</td><td>-0.158 ±0.010</td></tr> <tr><td>2</td><td>-0.316 ±0.010</td></tr> <tr><td>*</td><td>-0.475 ±0.020</td></tr> <tr><td>3</td><td>-0.634 ±0.020</td></tr> <tr><td>*</td><td>-0.792 ±0.030</td></tr> <tr><td>4</td><td>-0.950 ±0.030</td></tr> <tr><td>*</td><td>-1.108 ±0.040</td></tr> <tr><td>5</td><td>-1.266 ±0.040</td></tr> <tr><td>*</td><td>-1.417 ±0.050</td></tr> <tr><td>6</td><td>-1.568 ±0.050</td></tr> <tr><td>*</td><td>-1.712 ±0.060</td></tr> <tr><td>7</td><td>-1.855 ±0.060</td></tr> <tr><td>*</td><td>-2.022 ±0.070</td></tr> <tr><td>8</td><td>-2.188 ±0.070</td></tr> <tr><td>*</td><td>-2.332 ±0.080</td></tr> </table>	1	0.000 ±0.010	*	-0.158 ±0.010	2	-0.316 ±0.010	*	-0.475 ±0.020	3	-0.634 ±0.020	*	-0.792 ±0.030	4	-0.950 ±0.030	*	-1.108 ±0.040	5	-1.266 ±0.040	*	-1.417 ±0.050	6	-1.568 ±0.050	*	-1.712 ±0.060	7	-1.855 ±0.060	*	-2.022 ±0.070	8	-2.188 ±0.070	*	-2.332 ±0.080	<table border="0"> <tr><td>None</td></tr> <tr><td>R20</td></tr> <tr><td>R19</td></tr> <tr><td>R19, R20</td></tr> <tr><td>R18</td></tr> <tr><td>R18, R20</td></tr> <tr><td>R17</td></tr> <tr><td>R17, R20</td></tr> <tr><td>R16</td></tr> <tr><td>R16, R20</td></tr> <tr><td>R15</td></tr> <tr><td>R15, R20</td></tr> <tr><td>R14</td></tr> <tr><td>R14, R20</td></tr> <tr><td>R13</td></tr> <tr><td>R13, R20</td></tr> </table> <p style="text-align: right;">} and U10.</p>	None	R20	R19	R19, R20	R18	R18, R20	R17	R17, R20	R16	R16, R20	R15	R15, R20	R14	R14, R20	R13	R13, R20							
1	0.000 ±0.010																																																								
*	-0.158 ±0.010																																																								
2	-0.316 ±0.010																																																								
*	-0.475 ±0.020																																																								
3	-0.634 ±0.020																																																								
*	-0.792 ±0.030																																																								
4	-0.950 ±0.030																																																								
*	-1.108 ±0.040																																																								
5	-1.266 ±0.040																																																								
*	-1.417 ±0.050																																																								
6	-1.568 ±0.050																																																								
*	-1.712 ±0.060																																																								
7	-1.855 ±0.060																																																								
*	-2.022 ±0.070																																																								
8	-2.188 ±0.070																																																								
*	-2.332 ±0.080																																																								
None																																																									
R20																																																									
R19																																																									
R19, R20																																																									
R18																																																									
R18, R20																																																									
R17																																																									
R17, R20																																																									
R16																																																									
R16, R20																																																									
R15																																																									
R15, R20																																																									
R14																																																									
R14, R20																																																									
R13																																																									
R13, R20																																																									

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																						
3. (Cont)	<table border="1" data-bbox="370 420 1328 1129"> <thead> <tr> <th data-bbox="378 430 776 514">RF GAIN CONTROL SETTINGS</th> <th data-bbox="776 430 1042 514">TP5 (DC VOLTS)</th> <th data-bbox="1042 430 1328 514">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="378 535 776 567">MAX</td> <td data-bbox="776 535 1042 567">9 -2.465 ±0.080</td> <td data-bbox="1042 535 1328 567">R12</td> </tr> <tr> <td data-bbox="378 567 776 598">↓</td> <td data-bbox="776 567 1042 598">* -2.619 ±0.090</td> <td data-bbox="1042 567 1328 598">R12, R20</td> </tr> <tr> <td data-bbox="378 598 776 630">10</td> <td data-bbox="776 598 1042 630">* -2.773 ±0.090</td> <td data-bbox="1042 598 1328 630">R11</td> </tr> <tr> <td data-bbox="378 630 776 661">↓</td> <td data-bbox="776 630 1042 661">* -3.002 ±0.100</td> <td data-bbox="1042 630 1328 661">R11, R20</td> </tr> <tr> <td data-bbox="378 661 776 693">11</td> <td data-bbox="776 661 1042 693">* -3.130 ±0.100</td> <td data-bbox="1042 661 1328 693">R10</td> </tr> <tr> <td data-bbox="378 693 776 724">↓</td> <td data-bbox="776 693 1042 724">* -3.283 ±0.110</td> <td data-bbox="1042 693 1328 724">R10, R20</td> </tr> <tr> <td data-bbox="378 724 776 756">rotated</td> <td data-bbox="776 724 1042 756">12</td> <td data-bbox="1042 724 1328 756">R9</td> </tr> <tr> <td data-bbox="378 756 776 787">from MAX</td> <td data-bbox="776 756 1042 787">* -3.439 ±0.110</td> <td data-bbox="1042 756 1328 787">R9, R20</td> </tr> <tr> <td data-bbox="378 787 776 819">ccw toward</td> <td data-bbox="776 787 1042 819">13</td> <td data-bbox="1042 787 1328 819">R8</td> </tr> <tr> <td data-bbox="378 819 776 850">MIN</td> <td data-bbox="776 819 1042 850">* -3.886 ±0.130</td> <td data-bbox="1042 819 1328 850">R8, R20</td> </tr> <tr> <td data-bbox="378 850 776 882">↓</td> <td data-bbox="776 850 1042 882">14</td> <td data-bbox="1042 850 1328 882">R7</td> </tr> <tr> <td data-bbox="378 882 776 913">↓</td> <td data-bbox="776 882 1042 913">* -4.072 ±0.130</td> <td data-bbox="1042 882 1328 913">R7, R20</td> </tr> <tr> <td data-bbox="378 913 776 945">15</td> <td data-bbox="776 913 1042 945">* -4.218 ±0.140</td> <td data-bbox="1042 913 1328 945">R6</td> </tr> <tr> <td data-bbox="378 945 776 976">↓</td> <td data-bbox="776 945 1042 976">* -4.363 ±0.140</td> <td data-bbox="1042 945 1328 976">R6, R20</td> </tr> <tr> <td data-bbox="378 976 776 1008">16</td> <td data-bbox="776 976 1042 1008">* -4.532 ±0.150</td> <td data-bbox="1042 976 1328 1008">R5</td> </tr> <tr> <td data-bbox="378 1008 776 1039">↓</td> <td data-bbox="776 1008 1042 1039">* -4.700 ±0.150</td> <td data-bbox="1042 1008 1328 1039">R5, R20</td> </tr> <tr> <td data-bbox="378 1039 776 1071">MIN</td> <td data-bbox="776 1039 1042 1071">* -4.858 ±0.160</td> <td data-bbox="1042 1039 1328 1071">R5, R20</td> </tr> </tbody> </table> <p data-bbox="378 997 1266 1102">*Controlled by least significant bcd input for rf gain control, available only on processor controls. Bcd for least significant bcd signal at MAX setting is bit wt 0. Bcd signal for most significant bcd signal at one step beyond MIN setting is bit wt 31.</p>	RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK	MAX	9 -2.465 ±0.080	R12	↓	* -2.619 ±0.090	R12, R20	10	* -2.773 ±0.090	R11	↓	* -3.002 ±0.100	R11, R20	11	* -3.130 ±0.100	R10	↓	* -3.283 ±0.110	R10, R20	rotated	12	R9	from MAX	* -3.439 ±0.110	R9, R20	ccw toward	13	R8	MIN	* -3.886 ±0.130	R8, R20	↓	14	R7	↓	* -4.072 ±0.130	R7, R20	15	* -4.218 ±0.140	R6	↓	* -4.363 ±0.140	R6, R20	16	* -4.532 ±0.150	R5	↓	* -4.700 ±0.150	R5, R20	MIN	* -4.858 ±0.160	R5, R20		<p data-bbox="1209 724 1307 766">and U2.</p>
	RF GAIN CONTROL SETTINGS	TP5 (DC VOLTS)	IF ABNORMAL CHECK																																																						
MAX	9 -2.465 ±0.080	R12																																																							
↓	* -2.619 ±0.090	R12, R20																																																							
10	* -2.773 ±0.090	R11																																																							
↓	* -3.002 ±0.100	R11, R20																																																							
11	* -3.130 ±0.100	R10																																																							
↓	* -3.283 ±0.110	R10, R20																																																							
rotated	12	R9																																																							
from MAX	* -3.439 ±0.110	R9, R20																																																							
ccw toward	13	R8																																																							
MIN	* -3.886 ±0.130	R8, R20																																																							
↓	14	R7																																																							
↓	* -4.072 ±0.130	R7, R20																																																							
15	* -4.218 ±0.140	R6																																																							
↓	* -4.363 ±0.140	R6, R20																																																							
16	* -4.532 ±0.150	R5																																																							
↓	* -4.700 ±0.150	R5, R20																																																							
MIN	* -4.858 ±0.160	R5, R20																																																							
(Cont)	<p data-bbox="552 1218 641 1249" style="text-align: center;">Note</p> <p data-bbox="365 1270 771 1354">AGC tests, steps d through f, are applicable to the receiver controls only.</p> <p data-bbox="332 1375 812 1407">d. Set channel A1 AGC BUS switch to ON.</p> <p data-bbox="332 1533 803 1585">e. Rotate channel A1 AGC control switch through all its positions.</p> <p data-bbox="332 1680 803 1732">f. Repeat steps d and e for channels A2, B1, and B2.</p>	<p data-bbox="852 1375 1063 1512">Check logic levels at the associated parallel output pin numbers as shown in chart.</p> <p data-bbox="852 1533 1063 1669">Check logic levels at the associated parallel output pin numbers as shown in chart.</p> <p data-bbox="852 1690 1063 1816">Check logic levels at the associated parallel output pin numbers as shown in chart.</p>																																																							

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																												
3. (Cont)	<p style="text-align: center;">Note</p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p> <table border="1" data-bbox="472 516 1507 1035"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="4">AGC SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>OFF</th> <th>FAST</th> <th>MEDIUM</th> <th>SLOW</th> </tr> </thead> <tbody> <tr> <td>CH A1 AGC 1</td> <td>32</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td rowspan="8">Check U26, U27, &17, U7, U11, and associated circuits.</td> </tr> <tr> <td>CH A1 AGC 2</td> <td>97</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>CH A2 AGC 1</td> <td>20</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>CH A2 AGC 2</td> <td>19</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>CH B1 AGC 1</td> <td>33</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>CH B1 AGC 2</td> <td>98</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>CH B2 AGC 1</td> <td>85</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>CH B2 AGC 2</td> <td>84</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	PARALLEL OUTPUT	PIN NO P1-()	AGC SWITCH POSITION				IF ABNORMAL CHECK	OFF	FAST	MEDIUM	SLOW	CH A1 AGC 1	32	1	0	0	1	Check U26, U27, &17, U7, U11, and associated circuits.	CH A1 AGC 2	97	1	0	1	0	CH A2 AGC 1	20	1	0	0	1	CH A2 AGC 2	19	1	0	1	0	CH B1 AGC 1	33	1	0	0	1	CH B1 AGC 2	98	1	0	1	0	CH B2 AGC 1	85	1	0	0	1	CH B2 AGC 2	84	1	0	1	0		
PARALLEL OUTPUT	PIN NO P1-()			AGC SWITCH POSITION					IF ABNORMAL CHECK																																																						
		OFF	FAST	MEDIUM	SLOW																																																										
CH A1 AGC 1	32	1	0	0	1	Check U26, U27, &17, U7, U11, and associated circuits.																																																									
CH A1 AGC 2	97	1	0	1	0																																																										
CH A2 AGC 1	20	1	0	0	1																																																										
CH A2 AGC 2	19	1	0	1	0																																																										
CH B1 AGC 1	33	1	0	0	1																																																										
CH B1 AGC 2	98	1	0	1	0																																																										
CH B2 AGC 1	85	1	0	0	1																																																										
CH B2 AGC 2	84	1	0	1	0																																																										
(Cont)	<p style="text-align: center;">Note</p> <p>Bandwidth tests, steps g and h, are applicable to the receiver control only.</p> <p>g. Set control unit MODE switch to SSB/CW.</p> <p>h. Set control unit BANDWIDTH switch to each of its positions.</p> <p style="text-align: center;">Note</p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p>	<p>The display associated with the BANDWIDTH switch positions lights. Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p>Measure logic levels as indicated in chart.</p>																																																												

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																																							
3. (Cont)	<table border="1"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="5">BANDWIDTH SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>16</th> <th>A</th> <th>B</th> <th></th> <th></th> <th>C</th> <th>D</th> <th>E</th> </tr> </thead> <tbody> <tr> <td>FL3</td> <td>100</td> <td>0</td> <td>1</td> <td>0</td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td rowspan="7">U26, U27, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>FL4</td> <td>37</td> <td>0</td> <td>0</td> <td>1</td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>FL1</td> <td>99</td> <td>1</td> <td>0</td> <td>0</td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>FL5</td> <td>106</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td></td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>FL6</td> <td>41</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td></td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>FL7</td> <td>3</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td></td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	PARALLEL OUTPUT	PIN NO P1-()	BANDWIDTH SWITCH POSITION					IF ABNORMAL CHECK	16	A	B			C	D	E	FL3	100	0	1	0			0	0	0	U26, U27, U17, U7, U11, and associated circuits.	FL4	37	0	0	1			0	0	0	FL1	99	1	0	0			0	0	0											FL5	106	0	0	0			1	0	0	FL6	41	0	0	0			0	1	0	FL7	3	0	0	0			0	0	1		
	PARALLEL OUTPUT			PIN NO P1-()	BANDWIDTH SWITCH POSITION					IF ABNORMAL CHECK																																																																																
16		A	B				C	D	E																																																																																	
FL3	100	0	1	0			0	0	0	U26, U27, U17, U7, U11, and associated circuits.																																																																																
FL4	37	0	0	1			0	0	0																																																																																	
FL1	99	1	0	0			0	0	0																																																																																	
FL5	106	0	0	0			1	0	0																																																																																	
FL6	41	0	0	0			0	1	0																																																																																	
FL7	3	0	0	0			0	0	1																																																																																	
	<p style="text-align: center;">Note</p> <p>Mode tests, step i, are applicable to the receiver control only.</p> <p>i. Set MODE switch (receiver control only) to each of its positions.</p>	<p>The display associated with the MODE switch position lights. Refer to chart for logic levels and associated parallel output pin numbers.</p>	<p>Measure logic levels as indicated in chart.</p>																																																																																							
	<table border="1"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="4">MODE SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>NET DATA</th> <th>*CW</th> <th>*AM</th> <th>ISB</th> </tr> </thead> <tbody> <tr> <td>AM EN</td> <td>8</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td rowspan="4">U25, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>DATA NET EN</td> <td>73</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>CW EN</td> <td>72</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>ISB EN</td> <td>9</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <p>*In these positions the display and logic levels associated with the BANDWIDTH switch position are also activated.</p>	PARALLEL OUTPUT	PIN NO P1-()	MODE SWITCH POSITION				IF ABNORMAL CHECK	NET DATA	*CW	*AM	ISB	AM EN	8	0	0	1	0	U25, U17, U7, U11, and associated circuits.	DATA NET EN	73	1	0	0	0	CW EN	72	0	1	0	0	ISB EN	9	0	0	0	1																																																					
PARALLEL OUTPUT	PIN NO P1-()			MODE SWITCH POSITION					IF ABNORMAL CHECK																																																																																	
		NET DATA	*CW	*AM	ISB																																																																																					
AM EN	8	0	0	1	0	U25, U17, U7, U11, and associated circuits.																																																																																				
DATA NET EN	73	1	0	0	0																																																																																					
CW EN	72	0	1	0	0																																																																																					
ISB EN	9	0	0	0	1																																																																																					
	<p style="text-align: center;">Note</p> <p>Mode tests, step j, are applicable to the exciter controls only.</p> <p>j. Set MODE switch (exciter controls only) to each of its positions.</p>	<p>The display associated with the MODE switch position lights. Refer to chart for logic levels and</p>																																																																																								

(Cont)

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																								
3. (Cont)	<p>j. (Cont)</p> <p style="text-align: center;">Note</p> <p>Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.</p> <p style="text-align: center;">Note</p> <p>Channel select tests, steps k through m, are applicable to receiver control only.</p> <p>k. Place MODE switch in the ISB position.</p> <p>l. Place CH B2 switch to ON position.</p> <p>m. Repeat step l for CH B1, CH A1, and CH A2 switches.</p> <table border="1" data-bbox="453 997 1474 1318"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="2">CH SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>ON</th> <th>OFF</th> </tr> </thead> <tbody> <tr> <td>A2 ENBL</td> <td>17</td> <td>1</td> <td>0</td> <td rowspan="4">} Check U25, U17, U7, U11, and associated circuits.</td> </tr> <tr> <td>A1 ENBL</td> <td>26</td> <td>1</td> <td>0</td> </tr> <tr> <td>B1 ENBL</td> <td>6</td> <td>1</td> <td>0</td> </tr> <tr> <td>B2 ENBL</td> <td>74</td> <td>1</td> <td>0</td> </tr> </tbody> </table> <p style="text-align: center;">Note</p> <p>Channel select tests, steps n through p, are applicable to exciter control only.</p> <p>n. Place MODE switch in ISB position.</p> <p>o. Place channel A1 CHANNEL ENABLE switch in LINE position and then to MIC position.</p> <p>p. Repeat step o for channels A2, B1, and B2.</p>	PARALLEL OUTPUT	PIN NO P1-()	CH SWITCH POSITION		IF ABNORMAL CHECK	ON	OFF	A2 ENBL	17	1	0	} Check U25, U17, U7, U11, and associated circuits.	A1 ENBL	26	1	0	B1 ENBL	6	1	0	B2 ENBL	74	1	0	<p>associated parallel output pin numbers.</p> <p>The display associated with the CH B2 ON position lights. Refer to chart for logic levels and associated parallel output pin numbers.</p> <p>The display associated with channel A1 lights. Refer to chart for logic levels and associated parallel output pin numbers.</p> <p>Same as step o.</p>	
PARALLEL OUTPUT	PIN NO P1-()			CH SWITCH POSITION			IF ABNORMAL CHECK																				
		ON	OFF																								
A2 ENBL	17	1	0	} Check U25, U17, U7, U11, and associated circuits.																							
A1 ENBL	26	1	0																								
B1 ENBL	6	1	0																								
B2 ENBL	74	1	0																								
(Cont)																											

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE		NORMAL INDICATION	IF INDICATION IS ABNORMAL		
3. (Cont)	PARALLEL INPUT	PIN NO P1-()	CHANNEL ENABLE SWITCH POSITION		IF ABNORMAL CHECK	
			LINE	OFF	MIC	
	A2 ENBL	17	1	0	1	} U25, U17, U7, U11, and associated circuits.
	A1 ENBL	26	1	0	1	
	B1 ENBL	6	1	0	1	
	B2 ENBL	74	1	0	1	
	<p style="text-align: center;">Note</p> <p>Vbfo and AFC enable tests, steps q through t, are applicable to receiver controls only.</p>					
	q. Set control unit AFC switch to OFF.		Logic level 0 at P1-34. (NMT 0.5 V dc.)			
	r. Set control unit AFC switch to ON.		Logic level 1 at P1-34. (NLT +3.0 V dc.)		Check U26, U27, U17, U7, U11, and associated circuits.	
	s. Set control unit VBFO switch to FXO.		Logic level 0 at P1-35. (NMT 0.5 V dc.)			
	t. Set control unit VBFO switch to VAR.		Logic level 1 at P1-35. (NLT 3.0 V dc.)		Same as step s.	
	<p style="text-align: center;">Note</p> <p>Peak clip enable test, step u and v, are applicable to exciter controls only.</p>					
(Cont)						

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																														
4. (Cont)	e. Set control unit PA PWR switch to LOW PWR. <div style="border: 1px solid black; padding: 2px; display: inline-block; margin: 5px auto;">Note</div> Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.	Check logic levels at the associated parallel output pin numbers as shown in chart.																															
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">PARALLEL OUTPUT</th> <th rowspan="2">PIN NO P1-()</th> <th colspan="4">PA PWR SWITCH POSITION</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>OFF</th> <th>STBY</th> <th>HIGH PWR</th> <th>LOW PWR</th> </tr> </thead> <tbody> <tr> <td>PA LV EN</td> <td>79</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td rowspan="3" style="font-size: 2em; vertical-align: middle;">}</td> </tr> <tr> <td>PA HV EN</td> <td>14</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>LO PWR EN</td> <td>78</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table>			PARALLEL OUTPUT	PIN NO P1-()	PA PWR SWITCH POSITION				IF ABNORMAL CHECK	OFF	STBY	HIGH PWR	LOW PWR	PA LV EN	79	0	1	1	1	}	PA HV EN	14	0	0	1	1	LO PWR EN	78	0	0	0	1
PARALLEL OUTPUT	PIN NO P1-()	PA PWR SWITCH POSITION				IF ABNORMAL CHECK																											
		OFF	STBY	HIGH PWR	LOW PWR																												
PA LV EN	79	0	1	1	1	}																											
PA HV EN	14	0	0	1	1																												
LO PWR EN	78	0	0	0	1																												
(Cont)	<div style="border: 1px solid black; padding: 2px; display: inline-block; margin: 5px auto;">Note</div> Pilot carrier tests, steps f and g, are applicable to the exciter controls only. f. Set control unit PILOT CARR switch to OFF. g. Set control unit PILOT CARR switch to ON. <div style="border: 1px solid black; padding: 2px; display: inline-block; margin: 5px auto;">Note</div> Dvbfo tests, steps h through k, are applicable only to the receiver with a dvbfo option installed. h. Set the control unit MODE switch to CW and the VBFO switch to VAR.	Logic level 0 at P1-82 (NMT 0.5 V dc). Logic level 1 at P1-82 (NLT +3.0 V dc).	} Check U19, U5, U7, U11, and associated circuits.																														

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																																													
4. (Cont)	i. Set digital VBFO controls for +9990 Hz.	VBFO frequency display reads +9990. Refer to chart for logic levels and associated parallel output pin numbers.	Measure logic levels as indicated in chart.																																																																													
	j. Set digital VBFO controls for -6660 Hz.	VBFO frequency display reads -6660. Refer to chart for logic levels and associated parallel output pin numbers.	Measure logic levels as indicated in chart.																																																																													
	k. Set digital VBFO controls for +1000 Hz.	VBFO frequency display reads +1000. Refer to chart for logic levels and associated parallel output pin numbers.	Measure logic levels as indicated in chart.																																																																													
	<div style="border: 1px solid black; display: inline-block; padding: 2px;">Note</div> Logic 1 = NLT +3.0 V dc. Logic 0 = NMT 0.5 V dc.																																																																															
(Cont)	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th rowspan="2">BCD OUTPUT SIGNAL</th> <th rowspan="2">PARALLEL OUTPUT PIN NO</th> <th colspan="3">LOGIC LEVELS</th> <th rowspan="2">IF ABNORMAL CHECK</th> </tr> <tr> <th>+9990</th> <th>-6660</th> <th>+1000</th> </tr> </thead> <tbody> <tr> <td></td> <td>P1-()</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td rowspan="4">DVBFO 1 kHz</td> <td>(8) 48</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="4">U29, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(4) 113</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 47</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 112</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td rowspan="4">DVBFO 100 Hz</td> <td>(8) 46</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="4">U21, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(4) 111</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 110</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 44</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td rowspan="4">DVBFO 10 Hz</td> <td>(8) 109</td> <td>1</td> <td>0</td> <td>0</td> <td rowspan="4">U29, U5, U7, U11, and associated circuits.</td> </tr> <tr> <td>(4) 43</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(2) 108</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>(1) 42</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td></td> <td>DVBFO SIGN</td> <td>107</td> <td>1</td> <td>0</td> <td>1</td> <td>U29, U5, U7, U11, and associated circuits.</td> </tr> </tbody> </table>				BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS			IF ABNORMAL CHECK	+9990	-6660	+1000		P1-()					DVBFO 1 kHz	(8) 48	1	0	0	U29, U5, U7, U11, and associated circuits.	(4) 113	0	1	0	(2) 47	0	1	0	(1) 112	1	0	1	DVBFO 100 Hz	(8) 46	1	0	0	U21, U5, U7, U11, and associated circuits.	(4) 111	0	1	0	(2) 110	0	1	0	(1) 44	1	0	0	DVBFO 10 Hz	(8) 109	1	0	0	U29, U5, U7, U11, and associated circuits.	(4) 43	0	1	0	(2) 108	0	1	0	(1) 42	1	0	0		DVBFO SIGN	107	1	0	1	U29, U5, U7, U11, and associated circuits.
BCD OUTPUT SIGNAL	PARALLEL OUTPUT PIN NO	LOGIC LEVELS					IF ABNORMAL CHECK																																																																									
		+9990	-6660	+1000																																																																												
	P1-()																																																																															
DVBFO 1 kHz	(8) 48	1	0	0	U29, U5, U7, U11, and associated circuits.																																																																											
	(4) 113	0	1	0																																																																												
	(2) 47	0	1	0																																																																												
	(1) 112	1	0	1																																																																												
DVBFO 100 Hz	(8) 46	1	0	0	U21, U5, U7, U11, and associated circuits.																																																																											
	(4) 111	0	1	0																																																																												
	(2) 110	0	1	0																																																																												
	(1) 44	1	0	0																																																																												
DVBFO 10 Hz	(8) 109	1	0	0	U29, U5, U7, U11, and associated circuits.																																																																											
	(4) 43	0	1	0																																																																												
	(2) 108	0	1	0																																																																												
	(1) 42	1	0	0																																																																												
	DVBFO SIGN	107	1	0	1	U29, U5, U7, U11, and associated circuits.																																																																										

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	<p>a. Set control unit CONT switch to NORM.</p> <p>b. Set local unit CONT switch to LCL.</p> <p style="text-align: center;">Note</p> <p>System key test, steps c and d, is applicable only to exciter controls.</p> <p>c. Set local unit KEY switch to LOCK.</p> <p>d. Set local unit KEY switch to NORM.</p> <p>e. Set local unit PWR switch off.</p> <p>f. Set local unit PWR switch to ON. Change any frequency control on local unit front panel.</p> <p style="text-align: center;">Note</p> <p>Receive overload test, steps g and h, is applicable only to receiver controls.</p> <p>g. Connect +5 V dc to local unit J16-27.</p> <p>h. Remove +5 V dc from local unit J16-27.</p> <p style="text-align: center;">Note</p> <p>Coupler fault test, steps i and j, is applicable only to exciter controls.</p>	<p>Control unit KEY display lights. Logic level 1 at P1-68 (NLT +3.0 V dc).</p> <p>Control unit KEY display goes out. Logic level 0 at P1-68 (NMT 0.5 V dc).</p> <p>Control unit EXCTR FAULT flashes. Logic level 1 follows light at P1-12 (NLT +3.0 V dc.)</p> <p>Control unit EXCTR FAULT goes out. Logic level 0 at P1-12 (NMT 0.5 V dc).</p> <p>Control unit RF OVERLOAD lights. Logic level 1 at P1-68 (NLT +3.0 V dc)</p> <p>Control unit RF OVERLOAD goes out. Logic level 0 at P1-68 (NMT 0.5 V dc).</p>	<p>Check U15, U17, U7, U11, and associated circuits.</p> <p>Check U16, U12, U32, U8, U17, U7, U11, and associated circuits.</p> <p>Check U16, U17, U7, U11, and associated circuits.</p> <p>Same as step g.</p>
(Cont)			

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>5. (Cont)</p> <p>(Cont)</p>	<p>i. Connect +5 V dc to local unit J15-1.</p> <p>j. Remove +5 V dc from local unit J15-1.</p> <p style="text-align: center;">Note</p> <p>Rf out test, steps k and l, is applicable only to exciter controls.</p> <p>k. Connect ground signal to local unit J15-5.</p> <p>l. Remove ground signal from local unit J15-5.</p> <p style="text-align: center;">Note</p> <p>Pa fault test, steps m and n, is applicable only to exciter controls.</p> <p>m. Connect +5 V dc to local unit J15-3.</p> <p>n. Remove +5 V dc from local unit J15-3.</p> <p style="text-align: center;">Note</p> <p>Pa ready test, steps o and p, is applicable only to exciter controls.</p> <p>o. Connect ground signal to local unit J15-21.</p>	<p>Control unit COUPLER FAULT lights. Logic level 1 at P1-92 (NLT +3.0 V dc).</p> <p>Control unit COUPLER FAULT lights. Logic level 0 at P1-92 (NMT 0.5 V dc).</p> <p>Control unit RF OUT lights. Logic level 1 at P1-5 (NLT +3.0 V dc).</p> <p>Control unit RF OUT goes out. Logic level 0 at P1-5 (NMT 0.5 V dc).</p> <p>Control unit PA FAULT lights. Logic level 1 at P1-104 (NLT +3.0 V dc).</p> <p>Control unit PA FAULT goes out. Logic level 0 at P1-104 (NMT 0.5 V dc).</p> <p>Control unit PA READY lights. Logic level 0 at P1-70 (NMT 0.5 V dc).</p>	<p>Same as step g.</p>

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>5. (Cont)</p> <p>(Cont)</p>	<p>p. Remove ground signal from local unit J15-21.</p> <p>q. Press and hold local unit CONT switch to MON.</p> <p>r. Set local unit CONT switch to REM.</p> <p>s. Set local unit CONT switch to LCL.</p> <p>t. Set local unit CONT switch to REM.</p> <p>u. Set local unit CONT switch to LCL.</p> <p>v. Apply a ground to local unit A13U51A-6.</p> <p>w. Apply a ground to local unit A13U51A-3.</p> <p>x. Remove ground from local unit A13U51A-3.</p> <p>y. Apply ground to local unit A13U16A-1, 2, 8.</p> <p>z. Remove ground from local unit A13U16A-1, 2, 8.</p> <p>aa. Remove ground from local unit A13U51A-6.</p> <p>ab. Apply ground to local unit A13U42A-3.</p>	<p>Control unit PA READY goes out. Logic level 0 at P1-70 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-30 (NLT +3.0 V dc).</p> <p>Logic level 0 at P1-30 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-95 (NLT +3.0 V dc).</p> <p>Control unit BUSY indicator lights. Logic level 1 at P1-7 (NLT +3.0 V dc).</p> <p>After short delay logic level 0 at P1-95 (NMT 0.5 V dc).</p> <p>After short delay control unit BUSY indicator goes out. Logic level 0 at P1-7 (NMT 0.5 V dc).</p> <p>Logic level 1 at P1-29 (NLT +3.0 V dc).</p> <p>Logic level 0 at P1-29 (NMT 0.5 V dc).</p>	<p>Same as step g.</p> <p>Check U24, U17, U7, U11, and associated circuits.</p> <p>Check U28, U20, U12, U4, U24, U17, U7, U11, and associated circuits.</p> <p>Same as step s.</p> <p>Same as step q.</p>

Table 2. Parallel Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	<p>ac. Remove ground from local unit A13U42A-3.</p> <p>ad. Apply +5 V dc to local unit J16-8.</p> <p>ae. Remove +5 V dc from local unit J16-8.</p>	<p>Control unit PRE-SEL FAULT lights. Logic level 1 at P1-28 (NLT +3.0 V dc).</p> <p>Control unit PRE-SEL FAULT goes out. Logic level 0 at P1-28 (NMT 0.5 V dc).</p>	<p>Same as step q.</p>

4. UNIT STRAPPING

The parallel output card must be strapped for proper operation at initial installation and/or following testing and troubleshooting. Strapping is accomplished using jumper clips over the square pins marked E1 through E6.

Place jumper connectors (quantity 4) on each of the square pin pairs labeled E1 through E4.

Pin pair E5 is strapped between the middle and top pins for a flashing fault indicator or strapped between the middle and bottom pins for a nonflashing fault indicator.

Pin pair E6 is strapped between the middle and right pins for character 4, bit 1 fault position (2-channel equipment) or character 2, bit 6 fault position (4-channel equipment).

5. REPAIR

Repair of the parallel output card is accomplished using standard maintenance and planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

6. PARTS LIST/DIAGRAMS

6.1 Introduction

Caution

This equipment contains electrostatic discharge sensitive (ESDS) devices. Special handling methods and materials must be used to prevent equipment damage. Refer to the maintenance section for the equipment before assembly/disassembly or repair is performed. ESDS items are identified in the description column of the parts list by (ESDS).

All supporting parts list illustrations that contain ESDS items are shown with the following symbol.



This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic

diagram, parts list tabulation, and modification history are included in the schematic diagram (figure 3). The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.

Use the reference designator indicated on the schematic and parts location diagram to locate parts in the parts list tabulation. The Collins part number and description are listed for each reference designator. In addition, the manufacturer's code and part number are listed when applicable.

6.2 Parts List

REF DES Column — Reference designators of each part/subassembly are listed in alphanumeric sequence. These are the reference designators shown on the parts location drawing and schematic diagram.

DESCRIPTION Column — Lists the noun name, modifier, descriptive information, and modifications.

Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses and on the schematic diagram inside an arrow that points to the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

COLLINS PART NUMBER Column — Lists the Collins part number for each item in the parts list.

USABLE ON CODE Column — Part variations within a group of equipment are indicated by a letter code (A, B, C, etc). Absence of a code indicates part applies to all models.

MFR CODE Column — Lists the manufacturer's code from which selected parts can be procured.

MFR PART NUMBER Column — Lists the manufacturer's part number for the selected parts.

Listed below are the manufacturer's names and addresses for the manufacturer's codes used in this parts list.

<u>MFR</u> <u>CODE</u>	<u>MANUFACTURER'S NAME</u> <u>AND ADDRESS</u>
---------------------------	--------------------------------------------------


02735	RCA CORP SOLID STATE DIVISION ROUTE 202 SOMERVILLE NJ 08876
-------	----------------------------------------------------------------------

<u>MFR CODE</u>	<u>MANUFACTURER'S NAME AND ADDRESS</u>
03508	GENERAL ELECTRIC CO SEMI-CONDUCTOR PRODUCTS DEPT W GENESEE ST AUBURN NY 13021
04099	CAPCO INC FORESIGHT INDUSTRIAL PARK P O BOX 2164 GRAND JUNCTION CO 81501
04713	MOTOROLA INC SEMICONDUCTOR PRODUCTS GROUP 5005 E MCDOWELL RD PHOENIX AZ 85008
07263	FAIRCHILD CAMERA AND INSTRUMENT CORP SEMICONDUCTOR DIV 464 ELLIS ST MOUNTAIN VIEW CA 94042
16546	GLOBE-UNION INC USCC/CENTRALAB ELECTRICS DIV 4561 COLORADO LOS ANGELES CA 90039
22526	BERG ELECTRONICS INC YOUK EXPRESSWAY NEW CUMBERLAND PA 17070
56289	SPRAGUE ELECTRIC CO NORTH ADAMS MA 01247
74970	JOHNSON E F CO 299 10TH AVE S W WASECA MN 56093
80294	BOURNS INC INSTRUMENT DIV 6135 MAGNOLIA AVE RIVERSIDE CA 92506
81349	MILITARY SPECIFICATION
96906	MILITARY STANDARD

6.3 Equipment Covered

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

<u>CIRCUIT CARD/ SUBASSEMBLY</u>	<u>COLLINS PART NUMBER</u>	<u>LATEST EFFECTIVITY</u>
Parallel Output	642-3187-001	REV F



TPA-2686-019



ELECTROSTATIC SENSITIVE DEVICES
OBSERVE PRECAUTIONS
FOR HANDLING

Parallel Output, Schematic Diagram
Figure 3 (Sheet 1 of 6)


PARTS LIST

REF DES	DESCRIPTION	COLLINS PART NUMBER	USABLE ON CODE	MFR CODE	MFR PART NUMBER
	PARALLEL OUTPUT (ESDS)	642-3137-001			
CR1-CR13	SEMICONV DEVICE	353-3644-010		03508	1N4454GE
C1	CAPACITOR,FXD CER DIEI, 1000PF, 10%, 200V	913-4018-000		81349	CK05BXL02K
C2	CAPACITOR,FXD TMTLM ELCTLT, 0.47UF, 20%, 35V	184-9102-330		56289	1990474X0035AB1
C3	CAPACITOR,FXD MICA DIEI, 100PF, 5%, 500V	912-3879-000		81349	CM04FD101J03
C4	CAPACITOR,FXD TMTLM ELCTLT, 15UF, 20%, 15V	184-9102-130		56289	1990156X0015CB1
C5-C7	CAPACITOR,FXD CER DIEI, 0.1UF, 20%, 50V	913-3279-200		16546	CY30C104H
C8	CAPACITOR,FXD TMTLM ELCTLT, 1UF, 20%, 35V	184-9102-350		56289	1990105X0035BB1
C9	CAPACITOR,FXD TMTLM ELCTLT, 22UF, 20%, 10V	184-9102-080		56289	1990226X0010CB1
C10-C14	CAPACITOR,FXD CER DIEI, 0.1UF, 20%, 50V	913-3279-200		16546	CY30C104H
C15	CAPACITOR,FXD TMTLM ELCTLT, 1UF, 20%, 35V	184-9102-350		56289	1990105X0035BB1
C16	CAPACITOR,FXD PLSTC DIEI, 1UF, 10%, 50V	933-1081-200		04099	CRCL-200
C17	NOT USED				
C18	CAPACITOR,FXD CER DIEI, 0.1UF, 20%, 50V	913-3279-200		16546	CY30C104H
C19	CAPACITOR,FXD TMTLM ELCTLT, 1UF, 20%, 35V	184-9102-350		56289	1990105X0035BB1
C20	CAPACITOR,FXD PLSTC DIEI, 1UF, 10%, 50V	933-1081-200		04099	CRCL-200
E1-E6	CONNECTOR,JMPR SYS	372-0046-010		22526	65474-001
L1	COIL,RF 1000UH	240-2540-000		96906	MS90539-15
R1	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R2,R3	RESISTOR,FXD CMPSN, 1.8MEGO, 10%, 1/4W	745-0866-000		81349	RCR07G185KS
R4	RESISTOR,FXD CMPSN, 1.5K, 10%, 1/4W	745-0755-000		81349	RCR07G152KS
R5	RESISTOR,FXD FILM, 10.2K, 1%, 1/8W	705-3605-480		81349	RH5501022F
R6	RESISTOR,FXD FILM, 11K, 1%, 1/8W	705-1046-000		81349	RH5501102F
R7	RESISTOR,FXD FILM, 11.8K, 1%, 1/8W	705-3605-510		81349	RH5501182F
R8	RESISTOR,FXD FILM, 13K, 1%, 1/8W	705-3605-530		81349	RH5501302F
R9	RESISTOR,FXD FILM, 14K, 1%, 1/8W	705-1051-000		81349	RH5501402F
R10	RESISTOR,FXD FILM, 15.4K, 1%, 1/8W	705-1053-000		81349	RH5501542F
R11	RESISTOR,FXD FILM, 17.4K, 1%, 1/8W	705-3605-590		81349	RH5501742F
R12	RESISTOR,FXD FILM, 19.6K, 1%, 1/8W	705-1058-000		81349	RH5501962F
R13	RESISTOR,FXD FILM, 22.1K, 1%, 1/8W	705-3605-640		81349	RH5502212F
R14	RESISTOR,FXD FILM, 26.1K, 1%, 1/8W	705-1064-000		81349	RH5502612F
R15	RESISTOR,FXD FILM, 30.9K, 1%, 1/8W	705-3605-710		81349	RH5503092F
R16	RESISTOR,FXD FILM, 38.3K, 1%, 1/8W	705-1072-000		81349	RH5503832F
R17	RESISTOR,FXD FILM, 51.1K, 1%, 1/8W	705-1078-000		81349	RH5505112F
R18	RESISTOR,FXD FILM, 76.8K, 1%, 1/8W	705-3605-900		81349	RH5507682F
R19	RESISTOR,FXD FILM, 154K, 1%, 1/8W	705-1101-000		81349	RH5501543F
R20	RESISTOR,FXD FILM, 309K, 1%, 1/4W	705-3601-230		81349	RH6003093F
R21,R22	RESISTOR,FXD FILM, 10K, 1%, 1/8W	705-1044-000		81349	RH5501002F
R23	RESISTOR,VAR 10K, 10%, 3/4W	382-0012-290		80294	3006P1-103
R24	RESISTOR,FXD FILM, 1K, 1%, 1/8W	705-0996-000		81349	RH5501001F
R25,R26	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R27	RESISTOR,FXD CMPSN, 0.10MEGO, 10%, 1/4W	745-0821-000		81349	RCR07G104KS
R28-R35	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R36	RESISTOR,FXD CMPSN, 0.68MEGO, 10%, 1/4W	745-0851-000		81349	RCR07G68KS
R37,R38	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R39-R41	NOT USED				
R42	RESISTOR,FXD CMPSN, 2.7MEGO, 10%, 1/4W	745-0872-000		81349	RCR07G275KS
TP1	JACK,TIP BRN	360-0484-070		74970	105-1108-011
TP2	JACK,TIP RED	360-0484-020		74970	105-1102-011
TP3	JACK,TIP ORN	360-0484-050		74970	105-1106-011
TP4	JACK,TIP YEL	360-0484-060		74970	105-1107-011
TP5	JACK,TIP GRN	360-0484-040		74970	105-1104-011
TP6	JACK,TIP BLU	360-0484-080		74970	105-1110-011
TP7	JACK,TIP VIO	360-0484-090		74970	105-1112-011
TP8	JACK,TIP GRA	360-0484-100		74970	105-1113-011
TP9	JACK,TIP WHT	360-0484-010		74970	105-1101-011
U1	INTEGRATED CIRCUIT OPNL AMPLIFIER	351-1071-070		07263	UA1458TC
U2	INTEGRATED CKT (ESDS)	351-8227-010		07263	F4051PC
U3	INTEGRATED CIRCUIT (ESDS)	351-8479-010		04713	MC14538BCP
U4	INTEGRATED CIRCUIT (ESDS)	351-8159-040		04713	MC14011UBCP
U5	INTEGRATED CIRCUIT (ESDS)	351-8159-110		07263	4013BPC
U6	INTEGRATED CIRCUIT REGISTER (ESDS)	351-8346-010		02735	CD4094BE
U7	INTEGRATED CKT (ESDS)	351-8227-010		07263	F4051PC
U8	MICROCIRCUIT (ESDS)	351-8200-020		02735	CD4047BE
U9	INTEGRATED CIRCUIT MOS GATE (ESDS)	351-8287-010		02735	CD4071BE
U10	INTEGRATED CKT (ESDS)	351-8227-010		07263	F4051PC
U11	INTEGRATED CIRCUIT (ESDS)	351-8159-210		07263	F4049BPC
U12	INTEGRATED CIRCUIT (ESDS)	351-8407-010		04713	MC14070BCP
U13-U16	INTEGRATED CIRCUIT REGISTER (ESDS)	351-8346-010		02735	CD4094BE
U17	INTEGRATED CIRCUIT (ESDS)	351-8159-110		07263	4013BPC
U18,U19	INTEGRATED CIRCUIT REGISTER (ESDS)	351-8346-010		02735	CD4094BE
U20	INTEGRATED CIRCUIT (ESDS)	351-8159-110		07263	4013BPC
U21-U27	INTEGRATED CIRCUIT REGISTER (ESDS)	351-8346-010		02735	CD4094BE
U28	INTEGRATED CIRCUIT MOS GATE (ESDS)	351-8287-030		02735	CD4081BE
U29,U30	INTEGRATED CIRCUIT REGISTER (ESDS)	351-8346-010		02735	CD4094BE
U31	NOT USED				
U32	MICROCIRCUIT (ESDS)	351-8200-020		02735	CD4047BE
VR1	SEMICONV DEVICE	353-2710-000		07263	1N751A

NOTES:

- ① UNLESS OTHERWISE SPECIFIED, RESISTANCE VALUES ARE IN OHMS AND CAPACITANCE VALUES ARE IN MICROFARADS.
- ② PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATION, PREFIX WITH UNIT AND/OR ASSEMBLY DESIGNATION.
- ③ TYPE DESIGNATION SHOWN MAY BE GENERIC IN FORM AND ARE FOR REFERENCE ONLY. SEE APPLICABLE PARTS LIST FOR REPLACEMENT PARTS.
- ④ UNLESS OTHERWISE SPECIFIED; DIODES ARE TYPE IN4454.
- ⑤ P2 IS A CABLE CONNECTOR FIELD. THIS CABLE CONNECTOR (372-0043-010) IS NOT IN 642-3137-001 CONFIGURATION.
- ⑥ THE FOLLOWING PARTS PROVIDE FOR REMOTE CONTROL OF LOCAL/REMOTE IN A RADIO AND ARE NOT IN 642-3137-001 CONFIGURATION: R39, R40, R41, Q1, Q2, AND U31.

- ⑦ SIGNAL NAMES ARE NOT SHOWN FOR P1 AND P2 PINS THAT ARE A CONTROL/STATUS BITS. THESE PINS HAVE DIFFERENT SIGNAL NAMES IN THE EQUIPMENT THIS CARD IS USED IN. REFER TO TABLE FOR NAMES). ALL PIN NUMBERS IN TABLE ARE ON P1, EXCEPT WORD WHICH ARE ON P2.
- ⑧ NONSTANDARD ABBREVIATION; FLT = FAULT
- ⑨ PIN NUMBERS IN PARENTHESIS IN TABLE ARE STATUS OUTPUTS
- ⑩ THIS EQUIPMENT CONTAINS ELECTROSTATIC DISCHARGE SENSITIVE SPECIAL HANDLING METHODS AND MATERIALS MUST BE USED TO AVOID DAMAGE.



SIGNALS THAT ARE ASSOCIATED WITH PRESENT SIGNAL NAMES DEPENDING ON TABLE FOR PIN FUNCTIONS (SIGNAL, EXCEPT WORD 3, CHARACTER 4


STATUS OUTPUTS IN CONTROL UNITS ONLY. CHARGE SENSITIVE (ESDS) DEVICES. MUST BE USED TO PREVENT EQUIPMENT

MICROCIRCUIT INFORMATION

REF DES	COMMON DEVICE OR COLLINS PN	PWR (V DC)	
U1	MC1458P1	+5	GND
U2	F4051PC	16	8, 7
U3	MC14538BCP	16	8
U4	MC14011CP	14	7
U5	F4013BPC	14	7
U6	CD4094BE	16	8
U7	F4051PC	16	8, 7
U8	CD4047AE	14	7
U9	MC14071BCP		7
U10	F4051PC	16	8, 7
U11	F4049BPC	1	8
U12	MC140709BCP	-14	7
U13	CD4094BE	16	8
U14	CD4094BE	16	8
U15	CD4094BE	16	8
U16	CD4094BE	16	8

MICROCIRCUIT INFORMATION

REF DES	COMMON DEVICE OR COLLINS PN	PWR (V DC)	
U17	F4013BPC	14	7
U18	CD4094BE	16	8
U19	CD4094BE	16	8
U20	F4013BPC	14	7
U21	CD4094BE	16	8
U22	CD4094BE	16	8
U23	CD4094BE	16	8
U24	CD4094BE	16	8
U25	CD4094BE	16	8
U26	CD4094BE	16	8
U27	CD40S4BE	16	8
U28	MC14081BCP	14	7
U29	CD4094BE	16	8
U30	CD4094BE	16	8
U31	CD4094BE	16	8
U32	CD4047AE	14	7




634-6910



Parallel Output, Schematic Diagram Figure 3 (Sheet 3)


A B
L M

C D E F G H
N P R S





WORD NO.	CHARACTER NO.	BIT NO.
2	2	8
2	2	7
2	2	6
2	2	5
2	2	4
2	2	3
2	2	2
2	2	1
2	3	8
2	3	7
2	3	6
2	3	5
2	3	4
2	3	3
2	3	2
2	3	1
2	4	8
2	4	7
2	4	6
2	4	5
2	4	4
2	4	3
2	4	2
2	4	1
2	5	8
2	5	7
2	5	6
2	5	5
2	5	4
2	5	3
2	5	2
2	5	1






Parallel Output, Schematic Diagram
Figure 3 (Sheet 4)







Parallel Output, Schematic Diagram
Figure 3 (Sheet 5)

CONTROL / STATUS BIT

WORD FORMAT			
HF-80 8-BIT		ASCII 7-BIT	
WORD NO.	CHARACTER NO. BIT NO.	WORD NO.	CHARACTER NO. BIT WT.
1	2 8	1	6 8
1	2 7	1	6 4
1	2 6	1	6 2
1	2 5	1	6 1
1	2 4	1	7 8
1	2 3	1	7 4
1	2 2	1	7 2
1	2 1	1	7 1
1	3 8	1	8 8
1	3 7	1	8 4
1	3 6	1	8 2
1	3 5	1	8 1
1	3 4	1	9 8
1	3 3	1	9 4
1	3 2	1	9 2
1	3 1	1	9 1
1	4 8	1	10 8
1	4 7	1	10 4
1	4 6	1	10 2
1	4 5	1	10 1
1	4 4	1	11 8
1	4 3	1	11 4
1	4 2	1	11 2
1	4 1	1	11 1
1	5 8	1	12 8
1	5 7	1	12 4
1	5 6	1	12 2
1	5 5	1	12 1
1	5 4	1	13 8
1	5 3	1	13 4
1	5 2	1	13 2
1	5 1	1	13 1
2	2 8	2	6 8
2	2 7	2	6 4
2	2 6	2	6 2
2	2 5	2	6 1
2	2 4	2	7 8
2	2 3	2	7 4
2	2 2	2	7 2
2	2 1	2	7 1
2	3 8	2	8 8
2	3 7	2	8 4
2	3 6	2	8 2
2	3 5	2	8 1
2	3 4	2	9 8
2	3 3	2	9 4
2	3 2	2	9 2
2	3 1	2	9 1
2	4 8	2	10 8
2	4 7	2	10 4
2	4 6	2	10 2
2	4 5	2	10 1
2	4 4	2	11 8
2	4 3	2	11 4
2	4 2	2	11 2
2	4 1	2	11 1
2	5 8	2	12 8
2	5 7	2	12 4
2	5 6	2	12 2
2	5 5	2	12 1
2	5 4	2	13 8
2	5 3	2	13 4
2	5 2	2	13 2
2	5 1	2	13 1

HF-80XX 2-CHANNEL RADIOS AND HF-80XX 2-CHANNEL CONTROLS		
PARALLEL OUTPUT PIN NO.	PARALLEL INPUT PIN NO.	FUNCTION
103		COMMAND (C)
38		STATUS REQUEST (S)
129	129	FREQ 10 MHz (2)
64	64	FREQ 10 MHz (1)
128	128	FREQ 1 MHz (8)
63	63	(4)
127	127	(2)
62	62	(1)
126	126	FREQ 100 kHz (8)
61	61	(4)
125	125	(2)
60	60	(1)
124	124	FREQ 10 kHz (8)
59	59	(4)
123	123	(2)
58	58	(1)
122	122	FREQ 1 kHz (8)
57	57	(4)
121	121	(2)
56	56	(1)
120	120	FREQ 100 Hz (8)
55	55	(4)
119	119	(2)
54	54	(1)
118	118	FREQ 10 Hz (8)
53	53	(4)
117	117	(2)
52	52	(1)
116	116	FREQ 1 Hz (8)
51	51	(4)
115	115	(2)
50	50	(1)
103		COMMAND (C)
38		STATUS REQUEST (S)
76	76	NOT USED
11	11	RF GAIN (16)
75	75	(8)
75	75	(4)
10	10	(2)
22	87	(1)
3		NOT USED
41	41	VBFO ENBL
106	106	AFC ENBL
37	37	AGC CROWBAR ENBL
84	84	USB AGC OFF
85	85	USB AGC FAST
19	19	LSB AGC OFF
20	20	LSB AGC FAST
100	100	FL8 ENBL
99	99	FL7 ENBL
35	35	FL6 ENBL
34	34	FL5 ENBL
98	98	FL4 ENBL
33	33	FL3 ENBL
97	97	FL2 ENBL
32	32	FL1 ENBL
73	73	FM ENBL
8	8	AM ENBL
72	72	SSB ENBL
9	9	CW ENBL
74	74	ISB ENBL
6	92	RESERVED
26	91	RESERVED
17	21	RESERVED

EQUIPMENT TYPE

851S-1/2, HF-8095		
PARALLEL OUTPUT PIN NO.	PARALLEL INPUT PIN NO.	FUNCTION
103		COMMAND (C)
38		STATUS REQUEST (S)
129	129	FREQ 10 MHz (2)
64	64	FREQ 10 MHz (1)
128	128	FREQ 1 MHz (8)
63	63	(4)
127	127	(2)
62	62	(1)
126	126	FREQ 100 kHz (8)
61	61	(4)
125	125	(2)
60	60	(1)
124	124	FREQ 10 kHz (8)
59	59	(4)
123	123	(2)
58	58	(1)
122	122	FREQ 1 kHz (8)
57	57	(4)
121	121	(2)
56	56	(1)
120	120	FREQ 100 Hz (8)
55	55	(4)
119	119	(2)
54	54	(1)
118	118	FREQ 10 Hz (8)
53	53	(4)
117	117	(2)
52	52	(1)
116	116	FREQ 1 Hz (8)
51	51	(4)
115	115	(2)
50	50	(1)
103		COMMAND (C)
38		STATUS REQUEST (S)
76	76	NOT USED
11	11	RF GAIN (16)
75	75	(8)
75	75	(4)
10	10	(2)
22	87	(1)
3		NOT USED
41	41	VBFO ENBL
106	106	RESERVED
37	37	AGC CROWBAR ENBL
84	84	USB AGC OFF
85	85	USB AGC FAST
19	19	LSB AGC OFF
20	20	LSB AGC FAST
100	100	FL8 ENBL
99	99	FL7 ENBL
35	35	FL6 ENBL
34	34	FL5 ENBL
98	98	FL4 ENBL
33	33	FL3 ENBL
97	97	FL2 ENBL
32	32	FL1 ENBL
73	73	FM ENBL
8	8	AM ENBL
72	72	SSB ENBL
9	9	CW ENBL
74	74	ISB ENBL
6	92	RESERVED
26	91	RESERVED
17	21	RESERVED

4-CHANNEL EXCITER, AND 4-CHANNEL EXCITER CONTROL		
PARALLEL OUTPUT PIN NO.	PARALLEL INPUT PIN NO.	FUNCTION
		NOT USED
129	129	FREQ 10 MHz (2)
64	64	FREQ 10 MHz (1)
128	128	FREQ 1 MHz (8)
63	63	(4)
127	127	(2)
62	62	(1)
126	126	FREQ 100 kHz (8)
61	61	(4)
125	125	(2)
60	60	(1)
124	124	FREQ 10 kHz (8)
59	59	(4)
123	123	(2)
58	58	(1)
122	122	FREQ 1 kHz (8)
57	57	(4)
121	121	(2)
56	56	(1)
120	120	FREQ 100 Hz (8)
55	55	(4)
119	119	(2)
54	54	(1)
118	118	FREQ 10 Hz (8)
53	53	(4)
117	117	(2)
52	52	(1)
116	116	FREQ 1 Hz (8)
51	51	(4)
115	115	(2)
50	50	(1)
		NOT USED
76	76	
11	11	
75	75	
10	10	
22	87	
3	12	NOT USED
41	41	
106	106	
37	37	
84	84	
85	85	
19	19	
20	20	
100	100	NOT USED
99	99	
35	35	
34	34	
98	98	
33	33	
97	97	
32	32	PEAK CLIPPER ENBL
73	73	NOT USED
8	8	AM ENBL
72	72	CW ENBL
9	9	ISB ENBL
74	74	B2 ENBL
6	92	B1 ENBL
26	91	A1 ENBL
17	21	A2 ENBL

4-CHAN 4-CHAN		
PARALLEL OUTPUT PIN NO.	PARALLEL INPUT PIN NO.	FUNCTION
129	129	FREQ 10 MHz (2)
64	64	FREQ 10 MHz (1)
128	128	FREQ 1 MHz (8)
63	63	(4)
127	127	(2)
62	62	(1)
126	126	FREQ 100 kHz (8)
61	61	(4)
125	125	(2)
60	60	(1)
124	124	FREQ 10 kHz (8)
59	59	(4)
123	123	(2)
58	58	(1)
122	122	FREQ 1 kHz (8)
57	57	(4)
121	121	(2)
56	56	(1)
120	120	FREQ 100 Hz (8)
55	55	(4)
119	119	(2)
54	54	(1)
118	118	FREQ 10 Hz (8)
53	53	(4)
117	117	(2)
52	52	(1)
116	116	FREQ 1 Hz (8)
51	51	(4)
115	115	(2)
50	50	(1)
76	76	
11	11	
75	75	
10	10	
22	87	
3	12	
41	41	
106	106	
37	37	
84	84	
85	85	
19	19	
20	20	
100	100	
99	99	
35	35	
34	34	
98	98	
33	33	
97	97	
32	32	
73	73	
8	8	
72	72	
9	9	
74	74	
6	92	
26	91	
17	21	

EQUIPMENT TYPE

FUNCTION	851S-1/2, HF-8095		4-CHANNEL EXCITER, AND 4-CHANNEL EXCITER, CONTROL		4-CHANNEL RECEIVER, AND 4-CHANNEL RECEIVER CONTROL	
	PARALLEL OUTPUT PIN NO.	PARALLEL INPUT PIN NO.	PARALLEL OUTPUT PIN NO.	PARALLEL INPUT PIN NO.	PARALLEL OUTPUT PIN NO.	PARALLEL INPUT PIN NO.
COMMAND (C) STATUS REQUEST (S) NOT USED	103 38	103 38				
VBFO SIGN VBFO FREQ 1 kHz (8)	107 48 113 47 112	107 48 113 47 112	107 48 113 47 112	107 48 113 47 112	107 48 113 47 112	107 48 113 47 112
VBFO FREQ 100 Hz (8)	46 111 110 44	46 111 110 44			46 111 110 44	46 111 110 44
VBFO FREQ 10 Hz (8)	109 43 108 42	109 43 108 42			109 43 108 42	109 43 108 42
NOT USED	7 8 10 9 3 5 6 4	7 8 10 9 3 5 6 4	7 8 10 9 3 5 6 4	7 8 10 9 3 5 6 4	7 8 10 9 3 5 6 4	7 8 10 9 3 5 6 4
NOT USED						
VBFO TUNE VBFO PARALLEL ENBL FINE TUNE RESERVED	18 82 78 14 79	81 82	18 82 78 14 79	81 82	18 82 78 14 79	81 82
COMMAND (C) STATUS REQUEST (S) UP/DOWN	103 38 27	103 38 105				
TUNE RATE (16)	92 28 29 95 30	68 4 39 5 70	(12) 92 (68)	13 68 88 23 22 24	(12) 92 (68)	13 68 88 23 22 24
NOT USED	(2) (40)	2 40	(2) (40)	2 40	(2) (40)	2 40
NOT USED	105	105	105	105	105	105
CHAN A AF MON	36	36	36	36	36	36
CHAN A AGC MON	83	83	83	83	83	83
NOT USED	39	39	39	39	39	39
CHAN B AF MON	101	101	101	101	101	101
CHAN B AGC MON	18	18	18	18	18	18
NOT USED	(69) (77) (5) (13) (67)	69 4 5 70 67	(69) (77) (5) (13) (67)	69 4 5 70 67	(69) (77) (5) (13) (67)	69 4 5 70 67
RF OVLD FLT SYNTH PS FLT RCVR FLT	67 49 86 (12)	67 49 86 3	(67) 49 86 (105)	67 49 86 3	(67) 49 86 (105)	67 49 86 3
NOT USED	(70) (104)	77 102	(70) (104)	77 102	(70) (104)	77 102
VBFO SYNTH FLT	(27)	7	(27)	7	(27)	7
NOT USED	(92)		(92)		(92)	
PRESEL FLT	(28)	71	(28)	71	(28)	71
DATA ERROR	(29)	95	(29)	95	(29)	95
LOCAL CONTROL	(95)	16	(95)	16	(95)	16
MONITOR	(30)	80	(30)	80	(30)	80

Parallel Output, Schematic Diagram
Figure 3 (Sheet 6)