



Rockwell  
International

instructions

# Parallel Input (642-3135-001)

Collins Telecommunications Products Division

523-0770711-001211

1 January 1981

Printed in USA

Parallel Input  
(642-3135-001)

## 1. DESCRIPTION

Parallel Input 642-3135-001, shown in figure 1, is a 2-layer planar card with a 130-pin (2 layers, 65 pins each) edge-on connector. All test points are mounted at the top edge of the card for easy access with the card installed in the unit.


The parallel input card consists of sixteen 8-channel data selectors (multiplexers), ten multivibrators (gate generators), and three 8-section dip switches.

## 2. PRINCIPLES OF OPERATION

### 2.1 General (Refer to figure 2.)

The parallel input card is designed for use in HF-80 four-channel and two-channel equipment. Dip switches S1, S2, and S3 are placed on the card to permit selection of the desired configuration.

The parallel input card consists of two primary circuits: the 8-channel data selectors and the gate generators. Each data selector receives up to eight inputs developed by the unit front-panel controls and monitor circuits. Address bits, from the serial interface card, select individual inputs for transfer to the single output from the data selectors. These address bits are developed from word gate signals produced by the multivibrator circuits when the card is configured for two-channel equipment. When the card is configured for four-channel equipment, the address bits are generated on the serial interface card.




TPA-2840-017

Parallel Input  
Figure 1

### 2.2 Multiplexers (Refer to figure 2 and figure 3, the schematic diagram.)



The multiplexers are integrated circuits functioning as 8-channel data selectors. (Refer to table 1 for a truth table of the data selector.) The circuit arrangement is two sections of eight multiplexers each. The MX8 input selects the active section. When at a logic 1 level, the disable input to a multiplexer keeps its output at a high impedance. A logic 0 disable input permits an output to be transferred from one of the eight input lines. MUX 8 is connected to the disable inputs of the first section and inverted by U10F and applied to the disable inputs of the second section to ensure one section is always disabled while the other is enabled.

The MX1, MX2, and MX4 inputs, applied simultaneously to all multiplexers, control which of



NOTES:

- ① GROUP TWO (S2, SWITCHES 2 THRU 8 AND S3, SWITCHES 1 THRU 8) CLOSED FOR 2-CHANNEL EQUIPMENT. GROUP ONE OPEN.
- ② GROUP ONE (S1, SWITCHES 1 THRU 8, AND S2, SWITCH 1) CLOSED FOR 4-CHANNEL EQUIPMENT. GROUP TWO OPEN.



TPA-2623-014

Parallel Input, Block Diagram  
Figure 2

the eight input signals (0-7) to each multiplexer is transferred to the output line. (Refer to the truth table of table 1.) The resulting output signals from the eight multiplexers are the eight data bits (MD1 through MD8) of the control word for the unit under control. These data bits are coupled to the serial interface card for parallel-to-serial conversion, word formation, ASCII or 8-bit formatting, and application to the control bus.

### 2.3 Gate Generators (Refer to figure 2 and figure 3, the schematic diagram.)

When the parallel input card is configured for two-channel equipment and a front-panel control is switched to a different position, a gate signal is developed by one of five gate generators. Each of these generator circuits is two multivibrators connected in series, that develop a single output pulse. The output is a word or address gate signal, determined by the inputs to the exclusive OR gates, and applied to the serial interface card.

An input pulse to the first multivibrator causes an output pulse from that multivibrator of about 0.1-second width which is the input to the second multivibrator. The second circuit does not trigger until the end (1-to-0 transition) of the first output pulse. This delay gives time for switch settling into the final position selected.

The output from the second multivibrator is a 0.1-millisecond pulse for the word gates and a 10-microsecond pulse for the address gate.

## 3. TESTING/TROUBLESHOOTING PROCEDURES

### 3.1 Test Equipment and Power Requirements

Test equipment and power sources required to test, troubleshoot, and repair the parallel input card are listed in the maintenance section of this instruction book.

### 3.2 Testing

The test procedures in tables 2 and 3 check the total performance of the parallel input card. The

procedures in table 2 are for the following equipments:

HF-8010/8010A Exciter  
 HF-8050/8050A Receiver  
 HF-8070/8070A Receiver-Exciter  
 851S Receiver  
 HF-8090, HF-8091, HF-8092, and HF-8095 Controls.

The procedures in table 3 are for the following equipments:

HF-8014/8014A Exciter  
 HF-8054/8054A Receiver  
 HF-8093 and HF-8094 Controls.

These procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic diagram to trace the source of the fault.

Table 1. 8-Channel Data Selector Truth Table.

C	B	A	INHIBIT	DISABLE	OUTPUT
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	X3
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	X6
1	1	1	0	0	X7
M	M	M	1	0	0
M	M	M	M	1	HIGH IMPED- ANCE
X = transfer to output					
M = don't care					

Table 2. Parallel Input, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>1. Setup</p> <p>(Cont)</p>	<p style="text-align: center;"><b>Note</b></p> <p>The testing and troubleshooting procedures herein are for 1- or 2-channel configurations of the HF-8010/8010A, HF-8050/8050A, HF-8070/8070A, 851S, HF-8090, HF-8091, HF-8092, and HF-8095.</p> <p>These testing and troubleshooting procedures are based on using a control unit and an associated local unit. The most effective method of testing and troubleshooting is obtained by installing the questionable parallel input in the control unit.</p> <p>During these tests when a control unit is referred to it is a receiver-exciter control, an exciter control, or a receiver control. When a local unit is referred to it is a receiver-exciter, an exciter, or a receiver.</p> <ol style="list-style-type: none"> <li>a. Remove top cover of unit containing parallel input to be tested.</li> <li>b. Remove parallel input.</li> <li>c. Set the dip switches for two-channel operation. (Group 1 open, group 2 closed). Refer to figure 2 for dip switch location.</li> <li>d. Place the parallel input card on the card extender and place it in the unit.</li> <li>e. Set control unit and local unit LINE SELECTOR switches to 115 V.</li> </ol>		



Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
2. (Cont)	k. Connect oscilloscope to P1-88.  l. Rotate control unit ADDRESS switch and note oscilloscope when changing positions.  m. Connect +5-V dc input to P1-66.  n. Check voltage levels at:  TP2 TP3 TP4 TP5  o. Remove +5 V dc from P1-66.	A logic level 1, 100- $\mu$ s (nominal) pulse.          NLT +4.0 V dc. NLT +4.0 V dc. NLT +4.0 V dc. NLT +4.0 V dc.	Check U4A, U4B, S3 and associated circuit.          Check CR1. Check CR2. Check CR4. Check CR3.

**Note**

Tests 3 through 18 are output tests. During all of these tests serial interface card A13 is removed from unit under test and mux inputs are strapped according to word and character being tested. To strap a logic 1 input, connect a 4700- $\Omega$  resistor in series between the mux input pin and +5 V dc. To strap a logic 0 input, connect directly from the mux input pin to ground. See following chart and figure for mux input/output strapping and setup requirements. Where front-panel controls are shown, these controls may be used to apply the appropriate inputs. If they are not used their associated front-panel connector must be disconnected.

MUX CONTROL LINES INPUT STRAPPING				*OUTPUTS PRESENTED BY PARALLEL INPUT CARD									
				WORD NO	CHARACTER NO	OUTPUT BIT NO							
MX8	MX4	MX2	MX1			1	2	3	4	5	6	7	8
P1-93	P1-90	P1-25	P1-27			P1-26	P1-28	P1-29	P1-94	P1-30	P1-31	P1-96	P1-104
0	0	0	0	1	2	P1-62	P1-127	P1-63	P1-128	P1-64	P1-129	P1-38	P1-103
0	0	0	1	1	3	P1-58	P1-123	P1-59	P1-124	P1-60	P1-125	P1-61	P1-126
0	0	1	0	1	4	P1-54	P1-119	P1-55	P1-120	P1-56	P1-121	P1-57	P1-122
0	0	1	1	1	5	P1-50	P1-115	P1-51	P1-116	P1-52	P1-117	P1-53	P1-118
0	1	0	0	2	2	P1-87	P1-10	P1-75	P1-11	P1-76	NA	NA	NA
0	1	0	1	2	3	P1-20	P1-19	P1-85	P1-84	P1-37	P1-106	P1-41	NA


\*Outputs presented at the bit no pins are the inputs at the bit no pins associated with the word no/character no.

(Cont)

Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST				PROCEDURE		NORMAL INDICATION		IF INDICATION IS ABNORMAL					
2. (Cont)													
MUX CONTROL LINES INPUT STRAPPING				*OUTPUTS PRESENTED BY PARALLEL INPUT CARD									
				WORD NO	CHARACTER NO	OUTPUT BIT NO							
MX8	MX4	MX2	MX1			1	2	3	4	5	6	7	8
P1-93	P1-90	P1-25	P1-27			P1-26	P1-28	P1-29	P1-94	P1-30	P1-31	P1-96	P1-104
0	1	1	0	2	4	P1-32	P1-97	P1-33	P1-98	P1-34	P1-35	P1-99	P1-100
0	1	1	1	2	5	P1-21	P1-91	P1-92	P1-74	P1-9	P1-72	P1-8	P1-73
1	0	0	0	3	2	P1-112	P1-47	P1-113	P1-48	P1-107	NA	NA	NA
1	0	0	1	3	3	P1-42	P1-108	P1-43	P1-109	P1-44	P1-110	P1-111	P1-46
1	0	1	0	3	4	NA	NA	NA	NA	NA	NA	NA	NA
1	0	1	1	3	5	P1-79	P1-14	P1-78	P1-82	P1-81	NA	NA	NA
1	1	0	0	4	2	NA	NA	NA	NA	P1-68	NA	NA	NA
1	1	0	1	4	3	P1-18	P1-101	P1-39	P1-83	P1-36	P1-105	P1-40	P1-2
1	1	1	0	4	4	P1-3	P1-86	P1-49	P1-67	P1-70	P1-5	P1-4	P1-69
1	1	1	1	4	5	P1-80	P1-16	P1-95	P1-71	NA	NA	NA	NA

\*Outputs presented at the bit no pins are the inputs at the bit no pins associated with the word no/character no.



TP5-4247-013

Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																															
<p>3. Word 1, character 2 outputs</p>	<p>a. Strap mux control lines for word 1, character 2.</p> <p>b. Apply logic 1 inputs at inputs associated with word 1, character 2 (see chart).</p> <div style="text-align: center; border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;"> <b>Note</b> </div> <p>FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position these switches apply logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 1, character 2 (see chart).</p> <table border="1" data-bbox="370 856 1385 1396" style="width: 100%; border-collapse: collapse; margin-top: 20px;"> <thead> <tr> <th style="width: 15%;">FRONT-PANEL CONTROL</th> <th style="width: 5%;">BIT NO</th> <th style="width: 15%;">INPUTS P1-( )</th> <th style="width: 15%;">OUTPUTS P1-( )</th> <th style="width: 50%;">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td rowspan="4" style="text-align: center; vertical-align: middle;">1 MHz</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">62</td> <td style="text-align: center;">26</td> <td style="text-align: center;">U25, U18</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">2</td> <td style="text-align: center;">127</td> <td style="text-align: center;">28</td> <td style="text-align: center;">U15, U19</td> </tr> <tr> <td style="text-align: center;">4</td> <td style="text-align: center;">3</td> <td style="text-align: center;">63</td> <td style="text-align: center;">29</td> <td style="text-align: center;">U23, U20</td> </tr> <tr> <td style="text-align: center;">8</td> <td style="text-align: center;">4</td> <td style="text-align: center;">128</td> <td style="text-align: center;">94</td> <td style="text-align: center;">U21, U17</td> </tr> <tr> <td rowspan="2" style="text-align: center; vertical-align: middle;">10 MHz</td> <td style="text-align: center;">1</td> <td style="text-align: center;">5</td> <td style="text-align: center;">64</td> <td style="text-align: center;">30</td> <td style="text-align: center;">U24, U11</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">6</td> <td style="text-align: center;">129</td> <td style="text-align: center;">31</td> <td style="text-align: center;">U16, U13</td> </tr> <tr> <td style="text-align: center;">NA</td> <td style="text-align: center;">7</td> <td style="text-align: center;">38</td> <td style="text-align: center;">96</td> <td style="text-align: center;">U22, U12</td> </tr> <tr> <td style="text-align: center;">NA</td> <td style="text-align: center;">8</td> <td style="text-align: center;">103</td> <td style="text-align: center;">104</td> <td style="text-align: center;">U14, R42, U9</td> </tr> </tbody> </table>	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK	1 MHz	1	1	62	26	U25, U18	2	2	127	28	U15, U19	4	3	63	29	U23, U20	8	4	128	94	U21, U17	10 MHz	1	5	64	30	U24, U11	2	6	129	31	U16, U13	NA	7	38	96	U22, U12	NA	8	103	104	U14, R42, U9	<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>	
FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK																																														
1 MHz	1	1	62	26	U25, U18																																													
	2	2	127	28	U15, U19																																													
	4	3	63	29	U23, U20																																													
	8	4	128	94	U21, U17																																													
10 MHz	1	5	64	30	U24, U11																																													
	2	6	129	31	U16, U13																																													
NA	7	38	96	U22, U12																																														
NA	8	103	104	U14, R42, U9																																														
<p>4. Word 1, character 3 outputs</p> <p>(Cont)</p>	<p>a. Strap mux control lines for word 1, character 3.</p> <p>b. Apply logic 1 inputs at inputs associated with word 1, character 3 (see chart).</p> <div style="text-align: center; border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;"> <b>Note</b> </div> <p>FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position, these switches apply logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 1, character 3 (see chart).</p>	<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>																																																



Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE		NORMAL INDICATION	IF INDICATION IS ABNORMAL																																							
4. (Cont)	<table border="1" data-bbox="464 331 1466 842"> <thead> <tr> <th data-bbox="464 331 708 415">FRONT-PANEL CONTROL</th> <th data-bbox="708 331 870 415">BIT NO</th> <th data-bbox="870 331 1032 415">INPUTS P1-( )</th> <th data-bbox="1032 331 1195 415">OUTPUTS P1-( )</th> <th data-bbox="1195 331 1466 415">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="464 415 708 632" rowspan="4">10 kHz</td> <td data-bbox="708 415 870 464">1</td> <td data-bbox="870 415 1032 464">58</td> <td data-bbox="1032 415 1195 464">26</td> <td data-bbox="1195 415 1466 464">U25, U18</td> </tr> <tr> <td data-bbox="708 464 870 512">2</td> <td data-bbox="870 464 1032 512">123</td> <td data-bbox="1032 464 1195 512">28</td> <td data-bbox="1195 464 1466 512">U15, U19</td> </tr> <tr> <td data-bbox="708 512 870 560">4</td> <td data-bbox="870 512 1032 560">59</td> <td data-bbox="1032 512 1195 560">29</td> <td data-bbox="1195 512 1466 560">U23, U20</td> </tr> <tr> <td data-bbox="708 560 870 609">8</td> <td data-bbox="870 560 1032 609">124</td> <td data-bbox="1032 560 1195 609">94</td> <td data-bbox="1195 560 1466 609">U21, U17</td> </tr> <tr> <td data-bbox="464 609 708 825" rowspan="4">100 kHz</td> <td data-bbox="708 609 870 657">1</td> <td data-bbox="870 609 1032 657">60</td> <td data-bbox="1032 609 1195 657">30</td> <td data-bbox="1195 609 1466 657">U24, U11</td> </tr> <tr> <td data-bbox="708 657 870 705">2</td> <td data-bbox="870 657 1032 705">125</td> <td data-bbox="1032 657 1195 705">31</td> <td data-bbox="1195 657 1466 705">U16, U13</td> </tr> <tr> <td data-bbox="708 705 870 753">4</td> <td data-bbox="870 705 1032 753">61</td> <td data-bbox="1032 705 1195 753">96</td> <td data-bbox="1195 705 1466 753">U22, U12</td> </tr> <tr> <td data-bbox="708 753 870 802">8</td> <td data-bbox="870 753 1032 802">126</td> <td data-bbox="1032 753 1195 802">104</td> <td data-bbox="1195 753 1466 802">U14, U9</td> </tr> </tbody> </table>		FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK	10 kHz	1	58	26	U25, U18	2	123	28	U15, U19	4	59	29	U23, U20	8	124	94	U21, U17	100 kHz	1	60	30	U24, U11	2	125	31	U16, U13	4	61	96	U22, U12	8	126	104	U14, U9		
FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK																																							
10 kHz	1	58	26	U25, U18																																							
	2	123	28	U15, U19																																							
	4	59	29	U23, U20																																							
	8	124	94	U21, U17																																							
100 kHz	1	60	30	U24, U11																																							
	2	125	31	U16, U13																																							
	4	61	96	U22, U12																																							
	8	126	104	U14, U9																																							
5. Word 1, character 4 outputs	<p data-bbox="448 905 951 957">a. Strap mux control lines for word 1, character 4.</p> <p data-bbox="448 978 951 1031">b. Apply logic 1 inputs at inputs associated with word 1, character 4 (see chart).</p> <div data-bbox="667 1066 756 1098" style="border: 1px solid black; padding: 2px; text-align: center;"> <p data-bbox="683 1073 740 1094">Note</p> </div> <p data-bbox="480 1119 943 1224">FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position, these switches apply logic 0 inputs.</p> <p data-bbox="448 1245 951 1297">c. Apply logic 0 inputs at inputs associated with word 1, character 4 (see chart).</p> <table border="1" data-bbox="464 1360 1466 1848"> <thead> <tr> <th data-bbox="464 1360 708 1444">FRONT-PANEL CONTROL</th> <th data-bbox="708 1360 870 1444">BIT NO</th> <th data-bbox="870 1360 1032 1444">INPUTS P1-( )</th> <th data-bbox="1032 1360 1195 1444">OUTPUTS P1-( )</th> <th data-bbox="1195 1360 1466 1444">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="464 1444 708 1661" rowspan="4">100 Hz</td> <td data-bbox="708 1444 870 1493">1</td> <td data-bbox="870 1444 1032 1493">54</td> <td data-bbox="1032 1444 1195 1493">26</td> <td data-bbox="1195 1444 1466 1493">U25, U18</td> </tr> <tr> <td data-bbox="708 1493 870 1541">2</td> <td data-bbox="870 1493 1032 1541">119</td> <td data-bbox="1032 1493 1195 1541">28</td> <td data-bbox="1195 1493 1466 1541">U15, U19</td> </tr> <tr> <td data-bbox="708 1541 870 1589">4</td> <td data-bbox="870 1541 1032 1589">55</td> <td data-bbox="1032 1541 1195 1589">29</td> <td data-bbox="1195 1541 1466 1589">U23, U20</td> </tr> <tr> <td data-bbox="708 1589 870 1638">8</td> <td data-bbox="870 1589 1032 1638">120</td> <td data-bbox="1032 1589 1195 1638">94</td> <td data-bbox="1195 1589 1466 1638">U21, U17</td> </tr> <tr> <td data-bbox="464 1661 708 1848" rowspan="4">1 kHz</td> <td data-bbox="708 1661 870 1709">1</td> <td data-bbox="870 1661 1032 1709">56</td> <td data-bbox="1032 1661 1195 1709">30</td> <td data-bbox="1195 1661 1466 1709">U24, U11</td> </tr> <tr> <td data-bbox="708 1709 870 1757">2</td> <td data-bbox="870 1709 1032 1757">121</td> <td data-bbox="1032 1709 1195 1757">31</td> <td data-bbox="1195 1709 1466 1757">U16, U13</td> </tr> <tr> <td data-bbox="708 1757 870 1806">4</td> <td data-bbox="870 1757 1032 1806">57</td> <td data-bbox="1032 1757 1195 1806">96</td> <td data-bbox="1195 1757 1466 1806">U22, U12</td> </tr> <tr> <td data-bbox="708 1806 870 1848">8</td> <td data-bbox="870 1806 1032 1848">122</td> <td data-bbox="1032 1806 1195 1848">104</td> <td data-bbox="1195 1806 1466 1848">U14, U9</td> </tr> </tbody> </table>		FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK	100 Hz	1	54	26	U25, U18	2	119	28	U15, U19	4	55	29	U23, U20	8	120	94	U21, U17	1 kHz	1	56	30	U24, U11	2	121	31	U16, U13	4	57	96	U22, U12	8	122	104	U14, U9	<p data-bbox="976 978 1187 1056">Verify that associated outputs are at logic 1.</p> <p data-bbox="976 1245 1187 1323">Verify that associated outputs are at logic 0.</p>	
FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK																																							
100 Hz	1	54	26	U25, U18																																							
	2	119	28	U15, U19																																							
	4	55	29	U23, U20																																							
	8	120	94	U21, U17																																							
1 kHz	1	56	30	U24, U11																																							
	2	121	31	U16, U13																																							
	4	57	96	U22, U12																																							
	8	122	104	U14, U9																																							

Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																														
6. Word 1, character 5 outputs	a. Strap mux control lines for word 1, character 5.	Verify that associated outputs are at logic 1.																																															
	b. Apply logic 1 inputs at inputs associated with word 1, character 5 (see chart).																																																
	<p style="text-align: center;"><b>Note</b></p> <p>FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position, these switches apply logic 0 inputs.</p>																																																
	c. Apply logic 0 inputs at inputs associated with word 1, character 5 (see chart).	Verify that associated outputs are at logic 0.																																															
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">FRONT-PANEL CONTROL</th> <th style="width: 10%;">BIT NO</th> <th style="width: 15%;">INPUTS P1-( )</th> <th style="width: 15%;">OUTPUTS P1-( )</th> <th style="width: 40%;">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td>NA</td> <td>1</td> <td>50</td> <td>26</td> <td>U25, R68, U18</td> </tr> <tr> <td>NA</td> <td>2</td> <td>115</td> <td>28</td> <td>U15, R64, U19</td> </tr> <tr> <td>NA</td> <td>3</td> <td>51</td> <td>29</td> <td>U23, R60, U20</td> </tr> <tr> <td>NA</td> <td>4</td> <td>116</td> <td>94</td> <td>U21, R56, U17</td> </tr> <tr> <td rowspan="4" style="vertical-align: middle;">*10 Hz</td> <td style="text-align: center;">1</td> <td>5</td> <td>52</td> <td>30</td> <td>U24, R52, U11</td> </tr> <tr> <td style="text-align: center;">2</td> <td>6</td> <td>117</td> <td>31</td> <td>U16, R49, U13</td> </tr> <tr> <td style="text-align: center;">4</td> <td>7</td> <td>53</td> <td>96</td> <td>U22, R46, U12</td> </tr> <tr> <td style="text-align: center;">8</td> <td>8</td> <td>118</td> <td>104</td> <td>U14, R43, U9</td> </tr> </tbody> </table>	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK	NA	1	50	26	U25, R68, U18	NA	2	115	28	U15, R64, U19	NA	3	51	29	U23, R60, U20	NA	4	116	94	U21, R56, U17	*10 Hz	1	5	52	30	U24, R52, U11	2	6	117	31	U16, R49, U13	4	7	53	96	U22, R46, U12	8	8	118	104	U14, R43, U9		
FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK																																													
NA	1	50	26	U25, R68, U18																																													
NA	2	115	28	U15, R64, U19																																													
NA	3	51	29	U23, R60, U20																																													
NA	4	116	94	U21, R56, U17																																													
*10 Hz	1	5	52	30	U24, R52, U11																																												
	2	6	117	31	U16, R49, U13																																												
	4	7	53	96	U22, R46, U12																																												
	8	8	118	104	U14, R43, U9																																												
	*Applicable only with 10-Hz front-panel tuning.																																																
7. Word 2, character 2 outputs	a. Strap mux control lines for word 2, character 2.	<p style="text-align: center;"><b>Note</b></p> <p>Grounded input as noted in chart will always be logic 0 output.</p>																																															
(Cont)	b. Apply logic 1 inputs at inputs associated with word 2, character 2 (see chart).			Verify that associated outputs are at logic 1.																																													

Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																													
7. (Cont)	<p style="text-align: center;"><b>Note</b></p> <p>RF GAIN switch applies logic 1 input in the position indicated in the chart (positions read as MAX minus X number of positions). In the MAX position, this switch applies logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 2, character 2 (see chart).</p> <table border="1" data-bbox="461 684 1463 1220"> <thead> <tr> <th data-bbox="461 684 704 772">FRONT-PANEL CONTROL</th> <th data-bbox="711 684 862 772">BIT NO</th> <th data-bbox="868 684 1029 772">INPUTS P1-( )</th> <th data-bbox="1036 684 1224 772">OUTPUTS P1-( )</th> <th data-bbox="1230 684 1463 772">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="461 772 704 842">NA</td> <td data-bbox="711 772 862 842">1</td> <td data-bbox="868 772 1029 842">87</td> <td data-bbox="1036 772 1224 842">26</td> <td data-bbox="1230 772 1463 842">U25, R69, U18</td> </tr> <tr> <td data-bbox="461 842 704 884">RF GAIN { MAX-1</td> <td data-bbox="711 842 862 884">2</td> <td data-bbox="868 842 1029 884">10</td> <td data-bbox="1036 842 1224 884">28</td> <td data-bbox="1230 842 1463 884">U15, R65, U19</td> </tr> <tr> <td data-bbox="461 884 704 926">MAX-2</td> <td data-bbox="711 884 862 926">3</td> <td data-bbox="868 884 1029 926">75</td> <td data-bbox="1036 884 1224 926">29</td> <td data-bbox="1230 884 1463 926">U23, R61, U20</td> </tr> <tr> <td data-bbox="461 926 704 968">MAX-4</td> <td data-bbox="711 926 862 968">4</td> <td data-bbox="868 926 1029 968">11</td> <td data-bbox="1036 926 1224 968">94</td> <td data-bbox="1230 926 1463 968">U21, R57, U17</td> </tr> <tr> <td data-bbox="461 968 704 1031">MAX-8</td> <td data-bbox="711 968 862 1031">5</td> <td data-bbox="868 968 1029 1031">76</td> <td data-bbox="1036 968 1224 1031">30</td> <td data-bbox="1230 968 1463 1031">U24, R53, U11</td> </tr> <tr> <td data-bbox="461 1031 704 1094">NA</td> <td data-bbox="711 1031 862 1094">6</td> <td data-bbox="868 1031 1029 1094">*</td> <td data-bbox="1036 1031 1224 1094">31</td> <td data-bbox="1230 1031 1463 1094">U16, U13</td> </tr> <tr> <td data-bbox="461 1094 704 1136">NA</td> <td data-bbox="711 1094 862 1136">7</td> <td data-bbox="868 1094 1029 1136">38</td> <td data-bbox="1036 1094 1224 1136">96</td> <td data-bbox="1230 1094 1463 1136">U22, U12</td> </tr> <tr> <td data-bbox="461 1136 704 1220">NA</td> <td data-bbox="711 1136 862 1220">8</td> <td data-bbox="868 1136 1029 1220">103</td> <td data-bbox="1036 1136 1224 1220">104</td> <td data-bbox="1230 1136 1463 1220">U14, R42, U9</td> </tr> </tbody> </table> <p data-bbox="461 1220 1463 1272">*Grounded input.</p>	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK	NA	1	87	26	U25, R69, U18	RF GAIN { MAX-1	2	10	28	U15, R65, U19	MAX-2	3	75	29	U23, R61, U20	MAX-4	4	11	94	U21, R57, U17	MAX-8	5	76	30	U24, R53, U11	NA	6	*	31	U16, U13	NA	7	38	96	U22, U12	NA	8	103	104	U14, R42, U9	Verify that associated outputs are at logic 0.	
FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK																																												
NA	1	87	26	U25, R69, U18																																												
RF GAIN { MAX-1	2	10	28	U15, R65, U19																																												
MAX-2	3	75	29	U23, R61, U20																																												
MAX-4	4	11	94	U21, R57, U17																																												
MAX-8	5	76	30	U24, R53, U11																																												
NA	6	*	31	U16, U13																																												
NA	7	38	96	U22, U12																																												
NA	8	103	104	U14, R42, U9																																												
8. Word 2, character 3 outputs  (Cont)	<p>a. Strap mux control lines for word 2, character 3.</p> <p>b. Apply logic 1 inputs at inputs associated with word 2, character 3 (see chart).</p> <p style="text-align: center;"><b>Note</b></p> <p>AGC switch applies logic 1 input in the position indicated in the chart. In the AGC-SLOW position, this switch applies logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 2, character 3 (see chart).</p>	<p style="text-align: center;"><b>Note</b></p> <p>Grounded input as noted in chart will always be logic 0 output.</p> <p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>																																														

Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION		IF INDICATION IS ABNORMAL	
8. (Cont)	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
	AGC-FAST (B)	1	20	26	U25, U18
	AGC-OFF (B)	2	19	28	U15, U19
	AGC-FAST (A)	3	85	29	U23, U20
	AGC-OFF (A)	4	84	94	U21, U17
	NA	5	37	30	U24, U11
	NA	6	106	31	U16, U13
	NA	7	41	96	U22, U12
	NA	8	*	104	U14, U9
	*Grounded input.				
9. Word 2, character 4 outputs	a. Strap mux control lines for word 2, character 4.		Verify that associated outputs are at logic 1.		
	b. Apply logic 1 inputs at inputs associated with word 2, character 4 (see chart).				
	<div style="border: 1px solid black; padding: 2px; display: inline-block;">Note</div>				
	MODE switch and/or BANDWIDTH switch applies logic 1 input in the position indicated in the chart. In the ISB position, the MODE switch applies logic 0 inputs.				
	c. Apply logic 0 inputs at inputs associated with word 2, character 4 (see chart).				
FRONT-PANEL CONTROL (MODE)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK	
SSB/CW-USB or USB	1	32	26	U25, R70, U18	
SSB/CW-LSB or LSB	2	97	28	U15, R66, U19	
*SSB/CW-A	3	33	29	U23, R62, U20	
*SSB/CW-B	4	98	94	U21, R58, U17	
*SSB/CW-C	5	34	30	U24, R54, U11	
*SSB/CW-D	6	35	31	U16, R50, U13	
*SSB/CW-E	7	99	96	U22, R47, U12	
*SSB/CW-16	8	100	104	U14, R44, U9	
*SSB/CW applicable only on receiver control.					



Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION			IF INDICATION IS ABNORMAL	
11. (Cont)		FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
		NA	1	112	26	U18, R103, U25
		NA	2	47	28	U19, R97, R15
		NA	3	113	29	U20, R91, U23
		NA	4	48	94	U17, R86, U21
		NA	5	107	30	U11, R81, U24
		NA	6	*	31	U13, U16
		NA	7	38	96	U12, U22
		NA	8	103	104	U9, R42, U14
		*Grounded input.				
12. Word 3, character 3 outputs	a. Strap mux control lines for word 3, character 3.					
	b. Apply logic 1 inputs at inputs associated with word 3, character 3 (see chart).			Verify that associated outputs are at logic 1.		
	c. Apply logic 0 inputs at inputs associated with word 3, character 3 (see chart).			Verify that associated outputs are at logic 0.		
		FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
		NA	1	42	26	U18, R104, U25
		NA	2	108	28	U19, R98, U15
		NA	3	43	29	U20, R92, U23
		NA	4	109	94	U17, R87, U21
		NA	5	44	30	U11, R82, U24
		NA	6	110	31	U13, R78, U16
	NA	7	111	96	U12, R75, U22	
	NA	8	46	104	U9, R72, U14	







Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL
15. (Cont)	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
	NA	1	*	26	U18, U25
	NA	2	*	28	U19, U15
	NA	3	*	29	U20, U23
	NA	4	*	94	U17, U21
	KEY-LOCK	5	68	30	U11, R12, U24
	NA	6	*	31	U13, U16
	NA	7	38	96	U12, U22
	NA	8	103	104	U9, R42, U14
	*Grounded input.				
16. Word 4, character 3 outputs	<p>a. Strap mux control lines for word 4, character 3.</p> <p>b. Apply logic 1 inputs at inputs associated with word 4, character 3 (see chart).</p> <p>c. Apply logic 0 inputs at inputs associated with word 4, character 3 (see chart).</p>			<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>	
	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
	NA	1	18	26	U18, R106, U25
	NA	2	101	28	U19, R100, U15
	NA	3	39	29	U20, R94, U23
	NA	4	83	94	U17, R88, U21
	NA	5	36	30	U11, R84, U24
	NA	6	105	31	U13, R79, U16
	NA	7	40	96	U12, R76, U22
	NA	8	2	104	U9, R73, U14



Table 2. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL
18. (Cont)	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
	NA	1	80	26	U18, R108, U25
	NA	2	16	28	U19, R102, CR24, C28, U15
	NA	3	95	29	U20, R96, U23
	NA	4	71	94	U17, R90, U21
	NA	5	*	30	U11, U24
	NA	6	*	31	U13, U16
	NA	7	*	96	U12, U22
	NA	8	*	104	U9, U14
	*Grounded input.				

Table 3. Parallel Input, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>1. Setup</p> <p>(Cont)</p>	<p style="text-align: center;"><b>Note</b></p> <p>The testing and troubleshooting procedures herein are for 1-, 2-, 3-, or 4-channel configurations of the HF-8014/8014A, HF-8054/8054A, HF-8093, and HF-8094.</p> <p>These testing and troubleshooting procedures are based on using a control unit and an associated local unit. The most effective method of testing and troubleshooting is obtained by installing the questionable parallel input in the control unit.</p> <p>During these tests when a control unit is referred to it is an exciter control, or a receiver control. When a local unit is referred to it is a receiver-exciter, an exciter, or a receiver.</p> <ol style="list-style-type: none"> <li>a. Remove top cover of unit containing parallel input to be tested.</li> <li>b. Remove parallel input.</li> <li>c. Set the dip switches for four-channel operation. (Group 1 closed, group 2 open.) Refer to figure 2 for dip switch location.</li> <li>d. Place the parallel input card on the card extender and place it in the unit.</li> <li>e. Set control unit and local unit LINE SELECTOR switches to 115 V.</li> <li>f. Connect control unit and local unit to 115-V ac power source and set power on.</li> </ol>		

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
1. (Cont)	<p>g. Measure dc voltages, on the card under test, between the following pins and ground (TP1, brown):</p> <p>P1-45 P1-65 P1-114</p> <p>h. Strap local unit for address 0.</p> <p>i. Connect local unit to control unit.</p>	<p>+15 ± 1.0 V dc. +5 ± 0.5 V dc. -15 ± 1.0 V dc.</p>	

**Note**

Tests 2 through 17 are output tests. During all of these tests serial interface card A13 is removed from unit under test and mux inputs are strapped according to word and character being tested. To strap a logic 1 input, connect a 4700-Ω resistor in series between the mux input pin and +5 V dc. To strap a logic 0 input, connect directly from the mux input pin to ground. See following chart and figure for mux input/output strapping and setup requirements. Where front-panel controls are shown, these controls may be used to apply the appropriate inputs. If they are not used their associated front-panel connector must be disconnected. Signal names are given in parentheses ( ) where there is not a front-panel control.

MUX CONTROL LINES INPUT STRAPPING				*OUTPUTS PRESENTED BY PARALLEL INPUT CARD										
				WORD NO	CHARACTER NO	OUTPUT BIT NO								
MX8	MX4	MX2	MX1											
P1-93	P1-90	P1-25	P1-27			P1-26	P1-28	P1-29	P1-94	P1-30	P1-31	P1-96	P1-104	
0	0	0	0	1	2	P1-62	P1-127	P1-63	P1-128	P1-64	P1-129	P1-38	P1-103	
0	0	0	1	1	3	P1-58	P1-123	P1-59	P1-124	P1-60	P1-125	P1-61	P1-126	
0	0	1	0	1	4	P1-54	P1-119	P1-55	P1-120	P1-56	P1-121	P1-57	P1-122	
0	0	1	1	1	5	P1-50	P1-115	P1-51	P1-116	P1-52	P1-117	P1-53	P1-118	
0	1	0	0	2	2	P1-87	P1-10	P1-75	P1-11	P1-76	NA	NA	NA	
0	1	0	1	2	3	P1-20	P1-19	P1-85	P1-84	P1-37	P1-106	P1-41	P1-12	


\*Outputs presented at the bit no pins are the inputs at the bit no pins associated with the word no/character no.

(Cont)

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST				PROCEDURE				NORMAL INDICATION				IF INDICATION IS ABNORMAL			
1. (Cont)															
MUX CONTROL LINES INPUT STRAPPING				*OUTPUTS PRESENTED BY PARALLEL INPUT CARD											
MX8	MX4	MX2	MX1	WORD NO	CHARACTER NO	OUTPUT BIT NO									
						1	2	3	4	5	6	7	8		
P1-93	P1-90	P1-25	P1-27			P1-26	P1-28	P1-29	P1-94	P1-30	P1-31	P1-96	P1-104		
0	1	1	0	2	4	P1-32	P1-97	P1-33	P1-98	P1-34	P1-35	P1-99	P1-100		
0	1	1	1	2	5	P1-21	P1-91	P1-92	P1-74	P1-9	P1-72	P1-8	P1-73		
1	0	0	0	3	2	P1-112	P1-47	P1-113	P1-48	P1-107	NA	NA	NA		
1	0	0	1	3	3	P1-42	P1-108	P1-43	P1-109	P1-44	P1-110	P1-111	P1-46		
1	0	1	0	3	4	P2-4	P2-6	P2-5	P2-3	P2-9	P2-10	P2-8	P2-7		
1	0	1	1	3	5	P1-79	P1-14	P1-78	P1-82	P1-81	NA	NA	NA		
1	1	0	0	4	2	P1-24	P1-22	P1-23	P1-88	P1-68	P1-13	NA	NA		
1	1	0	1	4	3	P1-18	P1-101	P1-39	P1-83	P1-36	P1-105	P1-40	P1-2		
1	1	1	0	4	4	P1-3	P1-86	P1-49	P1-67	P1-70	P1-5	P1-4	P1-69		
1	1	1	1	4	5	P1-80	P1-16	P1-95	P1-71	P1-89	P1-7	P1-102	P1-77		

\*Outputs presented at the bit no pins are the inputs at the bit no pins associated with the word no/character no.



TP5-4247-013

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
2. Word 1, character 2 outputs	<p>a. Strap mux control lines for word 1, character 2.</p> <p>b. Apply logic 1 inputs at inputs associated with word 1, character 2 (see chart).</p> <p style="text-align: center;"><b>Note</b></p> <p>FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position these switches apply logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 1, character 2 (see chart).</p>	<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>			
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
1 MHz } 1	1 MHz } 1	1	62	26	U25, U18
2	2	2	127	28	U15, U19
4	4	3	63	29	U23, U20
8	8	4	128	94	U21, U17
10 MHz } 1	10 MHz } 1	5	64	30	U24, U11
2	2	6	129	31	U16, U13
NA	NA	7	38	96	U22, U12
NA	NA	8	103	104	U14, R42, U9
3. Word 1, character 3 outputs	<p>a. Strap mux control lines for word 1, character 3.</p> <p>b. Apply logic 1 inputs at inputs associated with word 1, character 3 (see chart).</p> <p style="text-align: center;"><b>Note</b></p> <p>FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position, these switches apply logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 1, character 3 (see chart).</p>	<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>			
(Cont)					

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. (Cont)					
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
10 kHz { 1 2 4 8	10 kHz { 1 2 4 8	1 2 3 4	58 123 59 124	26 28 29 94	U25, U18 U15, U19 U23, U20 U21, U17
100 kHz { 1 2 4 8	100 kHz { 1 2 4 8	5 6 7 8	60 125 61 126	30 31 96 104	U24, U11 U16, U13 U22, U12 U14, U9
4. Word 1, character 4 outputs	a. Strap mux control lines for word 1, character 4.  b. Apply logic 1 inputs at inputs associated with word 1, character 4 (see chart).  <div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 0 auto;">Note</div>  FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position, these switches apply logic 0 inputs.  c. Apply logic 0 inputs at inputs associated with word 1, character 4 (see chart).			Verify that associated outputs are at logic 1.	
				Verify that associated outputs are at logic 0.	
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
100 Hz { 1 2 4 8	100 Hz { 1 2 4 8	1 2 3 4	54 119 55 120	26 28 29 94	U25, U18 U15, U19 U23, U20 U21, U17
1 kHz { 1 2 4 8	1 kHz { 1 2 4 8	5 6 7 8	56 121 57 122	30 31 96 104	U24, U11 U16, U13 U22, U12 U14, U9



Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
5. Word 1, character 5 outputs	<p>a. Strap mux control lines for word 1, character 5.</p> <p>b. Apply logic 1 inputs at inputs associated with word 1, character 5 (see chart).</p> <p style="text-align: center;"><b>Note</b></p> <p>FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position, these switches apply logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 1, character 5 (see chart).</p>	<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>			
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
NA	NA	1	50	26	U25, R68, U18
NA	NA	2	115	28	U15, R64, U19
NA	NA	3	51	29	U23, R60, U20
NA	NA	4	116	94	U21, R56, U17
1	1	5	52	30	U24, R52, U11
*10 Hz } 2	*10 Hz } 2	6	117	31	U16, R49, U13
4	4	7	53	96	U22, R46, U12
8	8	8	118	104	U14, R43, U9
*Applicable only with 10-Hz front-panel tuning.					
6. Word 2, character 2 outputs	<p>a. Strap mux control lines for word 2, character 2.</p> <p>b. Apply logic 1 inputs at inputs associated with word 2, character 2 (see chart).</p>	<p style="text-align: center;"><b>Note</b></p> <p>Grounded input as noted in chart will always be logic 0 output.</p> <p>Verify that associated outputs are at logic 1.</p>			
(Cont)					

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
6. (Cont)	<p style="text-align: center;"><b>Note</b></p> <p>RF GAIN switch applies logic 1 input in the position indicated in the chart (positions read as MAX minus X number of positions). In the MAX position, this switch applies logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 2, character 2 (see chart).</p>	Verify that associated outputs are at logic 0.			
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
NA	RF GAIN	(1) 1	87	26	U25, R69, U18
NA		(2) 2	10	28	U15, R65, U19
NA		(4) 3	75	29	U23, R61, U20
NA		(8) 4	11	94	U21, R57, U17
NA		(16) 5	76	30	U24, R53, U11
NA	NA	6	*	31	U16, U13
NA	NA	7	38	96	U22, U12
NA	NA	8	103	104	U14, R42, U9
*Grounded input.					
7. Word 2, character 3 outputs	<p>a. Strap mux control lines for word 2, character 3.</p> <p>b. Apply logic 1 inputs at inputs associated with word 2, character 3 (see chart).</p> <p>c. Apply logic 0 inputs at inputs associated with word 2, character 3 (see chart).</p>	<p style="text-align: center;"><b>Note</b></p> <p>Grounded input as noted in chart will always be logic 0 output.</p> <p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>			
(Cont)					

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
7. (Cont)					
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
NA	AGC-A2 (1)	1	20	26	U25, U18
NA	AGC-A2 (2)	2	19	28	U15, U19
NA	AGC-B2 (1)	3	85	29	U23, U20
NA	AGC-B2 (2)	4	84	94	U21, U17
NA	FL4 (B) ENBL	5	37	30	U24, U11
NA	FL5 (C) ENBL	6	106	31	U16, U13
NA	FL6 (D) ENBL	7	41	96	U22, U12
NA	FL7 (E) ENBL	8	12	104	U14, U9
8. Word 2, character 4 outputs	<p>a. Strap mux control lines for word 2, character 4.</p> <p>b. Apply logic 1 inputs at inputs associated with word 2, character 4 (see chart).</p> <p>c. Apply logic 0 inputs at inputs associated with word 2, character 4 (see chart).</p>		Verify that associated outputs are at logic 1.	Verify that associated outputs are at logic 0.	
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
PEAK CLIP ENABLE	AGC-A1 (1)	1	32	26	U25, R70, U18
NA	AGC-A1 (2)	2	97	28	U15, R66, U19
NA	AGC-B1 (1)	3	33	29	U23, R62, U20
NA	AGC-B1 (2)	4	98	94	U21, R58, U17
NA	AFC ENBL	5	34	30	U24, R54, U11
NA	VBFO ENBL	6	35	31	U16, R50, U13
NA	FL1 ENBL	7	99	96	U22, R47, U12
NA	FL3 (A) ENBL	8	100	104	U14, R44, U9

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
9. Word 2, character 5 outputs	<p>a. Strap mux control lines for word 2, character 5.</p> <p>b. Apply logic 1 inputs at inputs associated with word 2, character 5 (see chart).</p> <p>c. Apply logic 0 inputs at inputs associated with word 2, character 5 (see chart).</p>	<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>			
EXCITER FRONT-PANEL CONTROL (MODE) (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (MODE) (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
12 ENBL	A2 ENBL	1	21	26	U25, R71, U18
A1 ENBL	A1 ENBL	2	91	28	U15, R67, U19
B1 ENBL	B1 ENBL	3	92	29	U23, R63, U20
B2 ENBL	B2 ENBL	4	74	94	U21, R59, U17
ISB ENBL	ISB ENBL	5	9	30	U24, R55, U11
CW ENBL	CW ENBL	6	72	31	U16, R51, U13
AM ENBL	AM ENBL	7	8	96	U22, R48, U12
NA	DATA NET ENBL	8	73	104	U14, R45, U9
10. Word 3, character 2 outputs	<p>a. Strap mux control lines for word 3, character 2.</p> <p>b. Apply logic 1 inputs at inputs associated with word 3, character 2 (see chart).</p> <p>c. Apply logic 0 inputs at inputs associated with word 3, character 2 (see chart).</p>	<p><b>Note</b></p> <p>Grounded input as noted in chart will always be logic 0 output.</p> <p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>			
(Cont)					

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL
10. (Cont)					
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
NA	VBFO 1 kHz (VBFO SIGN) NA NA NA	1	112	26	U18, U103, U25
NA		2	47	28	U19, R97, R15
NA		3	113	29	U20, R91, U23
NA		4	48	94	U17, R86, U21
NA		5	107	30	U11, R81, U24
NA		6	*	31	U13, U16
NA		7	38	96	U12, U22
NA		8	103	104	U9, R42, U14
*Grounded input.					
11. Word 3, character 3 outputs	a. Strap mux control lines for word 3, character 3. b. Apply logic 1 inputs at inputs associated with word 3, character 3 (see chart). c. Apply logic 0 inputs at inputs associated with word 3, character 3 (see chart).			Verify that associated outputs are at logic 1.  Verify that associated outputs are at logic 0.	
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
NA	VBFO 10 Hz VBFO 100 Hz	1	42	26	U18, R104, U25
NA		2	108	28	U19, R98, U15
NA		3	43	29	U20, R92, U23
NA		4	109	94	U17, R87, U21
NA		5	44	30	U11, R82, U24
NA		6	110	31	U13, R78, U16
NA		7	111	96	U12, R75, U22
NA		8	46	104	U9, R72, U14

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
12. Word 3, character 4 outputs	a. Strap mux control lines for word 3, character 4.	<p><b>Note</b></p> <p>Grounded input as noted in chart will always be logic 0 output.</p> <p>Verify that all associated outputs are at logic 0.</p>			
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P2-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
NA	NA	1	4	26	U18, U25
NA	NA	2	6	28	U19, U15
NA	NA	3	5	29	U20, U23
NA	NA	4	3	94	U17, U21
NA	NA	5	9	30	U11, U24
NA	NA	6	10	31	U13, U16
NA	NA	7	8	96	U12, U22
NA	NA	8	7	104	U9, U14
13. Word 3, character 5 outputs	<p>a. Strap mux control lines for word 3, character 5.</p> <p>b. Apply logic 1 inputs at inputs associated with word 3, character 5 (see chart).</p> <p><b>Note</b></p> <p>PA PWR and PILOT CARR switches apply logic 1 inputs in the positions indicated in the chart. In the OFF positions these switches apply logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 3, character 5 (see chart).</p>	<p><b>Note</b></p> <p>Grounded input as noted in chart will always be logic 0 output.</p> <p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>			
(Cont)					

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
13. (Cont)					
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
PA PWR-STBY	A2 AGC BUS	1	79	26	U18, R105, U25
PA PWR-HIGH PWR	A1 AGC BUS	2	14	28	U19, R99, U15
PA PWR-LOW PWR	B1 AGC BUS	3	78	29	U20, R93, U23
PILOT CARR-ON	B2 AGC BUS	4	82	94	U17, R8, U21
NA	NA	5	81	30	U11, R83, U24
NA	NA	6	*	31	U13, U16
NA	NA	7	*	96	U12, U22
NA	NA	8	*	104	U9, U14
*Grounded input.					
14. Word 4, character 2 outputs	<p>a. Strap mux control lines for word 4, character 2.</p> <p>b. Apply logic 1 inputs at inputs associated with word 4, character 2 (see chart).</p> <p>c. Apply logic 0 inputs at inputs associated with word 4, character 2 (see chart).</p>	<p><b>Note</b></p> <p>Grounded input as noted in chart will always be logic 0 output.</p> <p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>			
(Cont)					

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL
14. (Cont)					
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
(A2 AF MON)	(A2 AF MON)	1	24	26	U18, U25
(A1 AF MON)	(A1 AF MON)	2	22	28	U19, U15
(B1 AF MON)	(B1 AF MON)	3	23	29	U20, U23
(B2 AF MON)	(B2 AF MON)	4	88	94	U17, U21
(REMOTE KEY (MON))	(RF OVLD MON)	5	68	30	U11, R12, U24
(EXCITER FLT)	(RECEIVER FLT)	6	13	31	U13, U16
NA	NA	7	38	96	U12, U22
NA	NA	8	103	104	U9, R42, U14
*Grounded input.					
15. Word 4, character 3 outputs	a. Strap mux control lines for word 4, character 3. b. Apply logic 1 inputs at inputs associated with word 4, character 3 (see chart). c. Apply logic 0 inputs at inputs associated with word 4, character 3 (see chart).		Verify that associated outputs are at logic 1.  Verify that associated outputs are at logic 0.		
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
(FREQ REF FLT)	(FREQ REF FLT)	1	18	26	U18, R106, U25
(SYNTH OUT LOCK FLT)	(SYNTH OUT LOCK FLT)	2	101	28	U19, R100, U15
(100 kHz LOCK FLT)	(100 kHz LOCK FLT)	3	39	29	U20, R94, U23
(10 kHz LOCK FLT)	(10 kHz LOCK FLT)	4	83	94	U17, R88, U21
(1 kHz LOCK FLT)	(1 kHz LOCK FLT)	5	36	30	U11, R85, U24
(100 Hz LOCK FLT)	(100 Hz LOCK FLT)	6	105	31	U13, R79, U16
(10 Hz LOCK FLT)	(10 Hz LOCK FLT)	7	40	96	U12, R76, U22
NA	NA	8	2	104	U9, R73, U14



Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
16. Word 4, character 4 outputs	a. Strap mux control lines for word 4, character 4. b. Apply logic 1 inputs at inputs associated with word 4, character 4 (see chart). c. Apply logic 0 inputs at inputs associated with word 4, character 4 (see chart).	Verify that associated outputs are at logic 1.  Verify that associated outputs are at logic 0.			
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK
NA	(A2 AGC MON)	1	3	26	U18, R107, U25
(A1 IF MON)	(A1 AGC MON)	2	86	28	U19, R101, U15
(EXT STANDARD)	(B1 AGC MON)	3	49	29	U20, R95, U23
NA	(B2 AGC MON)	4	67	94	U17, R89, U21
(EXCTR PS FLT)	(RCVR PS FLT)	5	70	30	U11, R85, U24
(EXCTR RF MON)	(VBFO SYNTH FLT)	6	5	31	U13, R80, U16
(SUBCARR LOCK FLT)	(SUBCARR LOCK FLT)	7	4	96	U12, R77, U22
NA	NA	8	69	104	U9, R74, U14
17. Word 4, character 5 outputs	a. Strap mux control lines for word 4, character 5. b. Apply logic 1 inputs at inputs associated with word 4, character 5 (see chart). c. Apply logic 0 inputs at inputs associated with word 4, character 5 (see chart).	<div style="border: 1px solid black; padding: 2px; display: inline-block;">Note</div> Grounded input as noted in chart will always be logic 0 output.  Verify that associated outputs are at logic 1.  Verify that associated outputs are at logic 0.			
(Cont)					

Table 3. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION		IF INDICATION IS ABNORMAL
17. (Cont)						
EXCITER FRONT-PANEL CONTROL (SIGNAL)	RECEIVER FRONT-PANEL CONTROL (SIGNAL)	BIT NO	INPUTS P1-( )	OUTPUTS P1-( )	IF ABNORMAL CHECK	
(MONITOR)	(MONITOR)	1	80	26	U18, R108, U25	
(LCL CONT)	(LCL CONT)	2	16	28	U19, R102, CR24, C28, U15	
(DATA ERROR)	(DATA ERROR)	3	95	29	U20, R96, U23	
(PRESEL FLT)	(PRESEL FLT)	4	71	94	U17, R90, U21	
(CPLR FLT)	(RF XLATOR MON)	5	*	30	U11, U24	
(PA RF MON)	(AFC LOCK MON)	6	*	31	U13, U16	
(PA FLT)	(EXT STANDARD)	7	*	96	U12, U22	
(PA READY)	NA	8	*	104	U9, U14	
*Grounded input.						

4. REPAIR

Repair of the parallel input card is accomplished using standard maintenance and planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

All supporting parts list illustrations that contain ESDS items are shown with the following symbol.



5. PARTS LIST/DIAGRAMS

5.1 Introduction

**Caution**

This equipment contains electrostatic discharge sensitive (ESDS) devices. Special handling methods and materials must be used to prevent equipment damage. Refer to the maintenance section for the equipment before assembly/disassembly or repair is performed. ESDS items are identified in the description column of the parts list by (ESDS).

This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram (figure 3). The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.

Use the reference designator indicated on the schematic and parts location diagram to locate parts in the parts list tabulation. The Collins part number and description are listed for each reference designator. In addition, the manufacturer's code and part number are listed when applicable.

### 5.2 Parts List

REF DES Column — Reference designators of each part/subassembly are listed in alphanumeric sequence. These are the reference designators shown on the parts location drawing and schematic diagram.

DESCRIPTION Column — Lists the noun name, modifier, descriptive information, and modifications.

Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses and on the schematic diagram inside an arrow that points to the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

COLLINS PART NUMBER Column — Lists the Collins part number for each item in the parts list.

USABLE ON CODE Column — Part variations within a group of equipment are indicated by a letter code (A, B, C, etc). Absence of a code indicates part applies to all models.

MFR CODE Column — Lists the manufacturer's code from which selected parts can be procured.

MFR PART NUMBER Column — Lists the manufacturer's part number for the selected parts.

Listed below are the manufacturer's names and addresses for the manufacturer's codes used in this parts list.


<u>MFR CODE</u>	<u>MANUFACTURER'S NAME AND ADDRESS</u>
03508	GENERAL ELECTRIC CO SEMI-CONDUCTOR PRODUCTS DEPT W GENESEE ST AUBURN NY 13021
04713	MOTOROLA INC SEMICONDUCTOR PRODUCTS GROUP 5005 E MCDOWELL RD PHOENIX AZ 85008
07263	FAIRCHILD CAMERA AND INSTRUMENT CORP SEMICONDUCTOR DIV 464 ELLIS ST MOUNTAIN VIEW CA 94042
16546	GLOBE-UNION INC USCC/CENTRALAB ELECTRICS DIV 4561 COLORADO LOS ANGELES CA 90039

<u>MFR CODE</u>	<u>MANUFACTURER'S NAME AND ADDRESS</u>
27264	MOLEX INC CORPORATE HQ 2222 WELLINGTON COURT LISLE IL 60532
56289	SPRAGUE ELECTRIC CO NORTH ADAMS MA 01247
74970	JOHNSON E F CO 299 10TH AVE S W WASECA MN 56093
81349	MILITARY SPECIFICATION
96906	MILITARY STANDARD

### 5.3 Equipment Covered

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

<u>CIRCUIT CARD/ SUBASSEMBLY</u>	<u>COLLINS PART NUMBER</u>	<u>LATEST EFFECTIVITY</u>
Parallel Input	642-3135-001	REV D






TPA-2502-018

Parallel Input, Schematic Diagram  
Figure 3 (Sheet 1 of 6)

## PARTS LIST


REF DES	DESCRIPTION	COLLINS PART NUMBER	USABLE ON CODE	MFR CODE	MFR PART NUMBER
	PARALLEL INPUT (ESDS)	642-3135-001			
CR1-CR27	SEMICOND DEVICE	353-3644-010		03508	1N4454GE
C1,C2	CAPACITOR,FXD TMTLM ELCTLT, 1UF, 20%, 35V	184-9102-350		56289	199D105X00358B1
C3-C14	CAPACITOR,FXD CER DIEI, 1000PF, 20%, 50V	913-3279-030		16546	CY10C102M
C15-C19	CAPACITOR,FXD TMTLM ELCTLT, 1UF, 20%, 35V	184-9102-350		56289	199D105X00358B1
C20-C23	CAPACITOR,FXD CER DIEI, 1000PF, 10%, 200V	913-4018-000		81349	CK058X102K
C24	CAPACITOR,FXD MICA DIEI, 100PF, 5%, 500V	912-3879-000		81349	CM04FD101J03
C25-C27	CAPACITOR,FXD CER DIEI, 0.1UF, 20%, 50V	913-3279-680		16546	CY20C104M
C28,C29	CAPACITOR,FXD TMTLM ELCTLT, 4.7UF, 20%, 35V	184-9102-390		56289	199D475X00350B1
L1	COIL,RF 1000UH	240-2540-000		96906	MS90539-15
R1-R12	RESISTOR,FXD CMPSN, 0.10MEGO, 10%, 1/4W	745-0821-000		81349	RCR07G104KS
R13-R25	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R26	RESISTOR,FXD CMPSN, 0.10MEGO, 10%, 1/4W	745-0821-000		81349	RCR07G104KS
R27,R28	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R29	RESISTOR,FXD CMPSN, 0.10MEGO, 10%, 1/4W	745-0821-000		81349	RCR07G104KS
R30-R32	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R33	RESISTOR,FXD CMPSN, 0.10MEGO, 10%, 1/4W	745-0821-000		81349	RCR07G104KS
R34-R36	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R37	RESISTOR,FXD CMPSN, 0.10MEGO, 10%, 1/4W	745-0821-000		81349	RCR07G104KS
R38-R40	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R41	RESISTOR,FXD CMPSN, 0.10MEGO, 10%, 1/4W	745-0821-000		81349	RCR07G104KS
R42-R108	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R109	RESISTOR,FXD CMPSN, 4.7K, 10%, 1/4W	745-0773-000		81349	RCR07G472KS
R110	RESISTOR,FXD CMPSN, 0.10MEGO, 10%, 1/4W	745-0821-000		81349	RCR07G104KS
R111-	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R118					
R119-	RESISTOR,FXD CMPSN, 10K, 10%, 1/4W	745-0785-000		81349	RCR07G103KS
R126					
R127-	RESISTOR,FXD CMPSN, 1MEGO, 10%, 1/4W	745-0857-000		81349	RCR07G105KS
R134					
R135	RESISTOR,FXD CMPSN, 10K, 10%, 1/4W	745-0785-000		81349	RCR07G103KS
S1-S3	SWITCH,DUAL PKG	266-0243-050		27264	A10040-108
TP1	JACK,TIP BRN	360-0484-070		74970	105-1108-011
TP2	JACK,TIP RED	360-0484-020		74970	105-1102-011
TP3	JACK,TIP ORN	360-0484-050		74970	105-1106-011
TP4	JACK,TIP YEL	360-0484-060		74970	105-1107-011
TP5	JACK,TIP GRN	360-0484-040		74970	105-1104-011
U1-U5	INTEGRATED CIRCUIT (ESDS)	351-8421-020		07263	4528BPC
U6-U8	INTEGRATED CIRCUIT (ESDS)	351-8407-010		04713	MC14070BCP
U9	INTEGRATED CIRCUIT DATA SELECTOR	351-8420-020		04713	MC14512BCP
U10	INTEGRATED CIRCUIT (ESDS)	351-8159-210		07263	F4049BPC
U11-U25	INTEGRATED CIRCUIT DATA SELECTOR	351-8420-020		04713	MC14512BCP






Parallel Input, Schematic Diagram  
Figure 3 (Sheet 3)

SH 1  
634-6909








NOTES:

- ① UNLESS OTHERWISE SPECIFIED, RESISTANCE VALUES ARE IN OHMS AND CAPACITANCE VALUES ARE IN MICROFARADS.
- ② PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATION, PREFIX WITH UNIT AND/OR ASSEMBLY DESIGNATION.
- ③ TYPE DESIGNATION SHOWN MAY BE GENERIC IN FORM AND ARE FOR REFERENCE ONLY. SEE APPLICABLE PARTS LIST FOR REPLACEMENT PARTS.
- ④ UNLESS OTHERWISE SPECIFIED DIODES ARE TYPE 1N4454.
- ⑤ P2 IS A CABLE CONNECTOR FIELD. THIS CABLE CONNECTOR (372-0043-010) IS NOT IN 642-3135-001 CONFIGURATION.
- ⑥ S1, S2 AND S3 ARE DIPSWITCHES WITH 8 SWITCHES ON EACH. INDIVIDUAL SWITCHES ARE NUMBERED 1 TO 8 ON EACH DIPSWITCH. THE INDIVIDUAL SWITCHES ARE DIVIDED INTO TWO GROUPS. TO OPERATE A 4-CHANNEL RADIO CLOSE GROUP 1 SWITCHES ONLY. TO OPERATE ANY OTHER RADIO OR ANY TYPE OF CONTROL UNIT CLOSE GROUP 2 SWITCHES ONLY. CONNECTOR PINS P1-12, -13, -22, -23, -24, -77, -88, -89, AND -102, ARE DUAL FUNCTION PINS. SIGNAL NAMES SHOWN FOR THESE PINS ARE WITH GROUP 2 SWITCHES CLOSED. WHEN GROUP 1 SWITCHES ARE CLOSED, THESE PINS ARE ASSOCIATED WITH CONTROL/STATUS BITS.
- ⑦ SIGNAL NAMES ARE NOT SHOWN FOR P1 AND P2 PINS ARE ASSOCIATED WITH CONTROL/STATUS BITS. THESE PINS HAVE DIFFERENT SIGNAL NAMES DEPENDING ON THE EQUIPMENT THIS CARD IS USED IN. REFER TO TABLE FOR PIN FUNCTIONS (SIGNAL NAMES). ALL PIN NUMBERS IN TABLE ARE ON P1, EXCEPT WORD 3, CHARACTER 4 WHICH ARE ON P2.
- ⑧ NONSTANDARD ABBREVIATION:  
FLT- FAULT
- ⑨ PIN NUMBERS IN PARENTHESIS IN TABLE ARE STATUS OUTPUTS IN CONTROL UNITS ONLY.
- ⑩ THIS EQUIPMENT CONTAINS ELECTROSTATIC DISCHARGE SENSITIVE (ESDS) DEVICES. SPECIAL HANDLING METHODS AND MATERIALS MUST BE USED TO PREVENT EQUIPMENT DAMAGE.

SPARES





MICROCIRCUIT INFORMATION

REF DES	COMMON DEVICE	PWR(V DC)	
		+5	GND
U1	MC14528BCP	16	8
U2	MC14528BCP	16	8
U3	MC14528BCP	16	8
U4	MC14528BCP	16	8
U5	MC14528BCP	16	8
U6	4070B	14	7
U7	4070B	14	7
U8	4070B	14	7
U9	MC14512CP	16	8
U10	F4049BPC	1	8
U11	MC14512CP	16	8
U12	MC14512CP	16	8
U13	MC14512CP	16	8
U14	MC14512CP	16	8
U15	MC14512CP	16	8
U16	MC14512CP	16	8
U17	MC14512CP	16	8
U18	MC14512CP	16	8
U19	MC14512CP	16	8
U20	MC14512CP	16	8
U21	MC14512CP	16	8
U22	MC14512CP	16	8
U23	MC14512CP	16	8
U24	MC14512CP	16	8
U25	MC14512CP	16	8


634-6909


Parallel Input, Schematic Diagram  
Figure 3 (Sheet 4)





Parallel Input, Schematic Diagram  
Figure 3 (Sheet 5)





634-6909

Parallel Input, Schematic Diagram  
Figure 3 (Sheet 6)