



**Rockwell
International**

instructions

Collins Telecommunications Products Division

523-0767951-201211

1 June 1977

2nd Revision, 1 January 1979

Serial Interface (635-0742-001)

Printed in USA

1. DESCRIPTION

Serial Interface 635-0742-001, shown in figure 1, is a 2-layer planar card with a 56-pin edge-on connector (2 layers, 28 pins each).

The serial interface card consists of two primary circuits, a serial data receive circuit and a serial data transmit circuit.

In the serial data receive circuit are a receiver, an FSK decoder, a data UAR/T (universal asynchronous receiver/transmitter), an error detector, a word subaddress latch, an output parallel-to-serial shift register, a strobe decoder, and a bit/ baud rate and clock generator.


In the serial data transmit circuit are a data multiplexer, a data strobe generator, a bit/ baud rate and clock generator, a data UAR/T, an FSK keyer, and an RS-232C driver.

2. PRINCIPLES OF OPERATION

2.1 General (Refer to figure 2.)

As a serial data receiver, the serial interface card receives FSK, RS-232C or MIL-STD-188C serial data control signals and checks for address, command status, and data errors. It then provides error, clock, word subaddress, strobe, and serial data outputs for decoding by a parallel output card.

As a serial data transmitter, the serial interface card receives parallel data inputs and a transmit word initiate and provides FSK, RS-232C, or MIL-STD-188C serial data monitor signals. The serial data monitor signals are supplied to the associated unit/control.




TP5-2356-017

Serial Interface
Figure 1

2.2 Serial Data Inputs and Outputs

When strapped accordingly, the serial interface card receives and transmits any of the following types of control techniques.

- FSK (mark = 1280 Hz, space = 2133 Hz) with mark equivalent to logic 1 data and space equivalent to logic 0 data. Data supplied at 75, 150, 300, or 600 bauds.
- EIA RS-232C (mark = -6 ± 1 V dc, space = $+6 \pm 1$ V dc) with mark equivalent to logic 1 data and space equivalent to logic 0 data. Using an EIA RS-232C processor, data supplied at 1200, 2400, 4800, 9600, or 19,200 bauds.
- MIL-STD-188C (mark = $+6 \pm 1$ V dc, space = -6 ± 1 V dc) with mark equivalent to logic 1 data and space equivalent to logic 0 data. Using a MIL-STD-188C control, data supplied at 75, 150, 300, 600, or



TP5-2264-013

*Simplified Block Diagram
Figure 2*

1200 bauds. Using a MIL-STD-188C processor, data supplied at 1200, 2400, 4800, 9600, or 19,200 bauds.

Each control word is composed of five 11-bit characters. The last two bits of each character group are stop and parity bits. The first bit is a start bit. The first character of each control word is reserved for equipment address, word identification (subaddress), and word sync information. Bits seven and eight of the second character in each word are reserved for command and status request. The remaining characters of each word carry frequency, control, and monitor information.

Refer to figure 3. Control (and monitor) word timing is accomplished by a crystal-controlled oscillator on the serial interface card. A divider reduces the frequency to the desired values. Strapping permits selection of the baud rate for clock inputs to the various circuits. Selection is from 75, 150, 300, 600, 1200, 2400, 4800, 9600, and 19,200 bauds.

Refer to figure 4. Monitor data (serial data input) is applied to a serial data processor on the serial interface card. Word and status information is decoded from the monitor data and is used to determine strobe address information. The monitor data is then

applied to the data input of four word serial-to-parallel converters on the associated parallel output card. Each serial-to-parallel converter is enabled before it accepts and processes the monitor data. This occurs when the strobe address input is decoded and an enable signal is generated by the word enable circuit.

Refer to figure 4. Control information (serial data output) is stored in the multiplexers on the associated parallel input card. Word gate outputs are applied to the mux (multiplexer) address generator, located on the serial interface card. This generator uses the word gate information that is applied back to the multiplexers on the associated parallel input card. The mux address information enables the applicable multiplexer, which shifts the stored parallel information to the serial interface card that shifts the serial data through the FSK keyer or RS-232C driver circuit to the control bus.


2.3 Monitor Data (Refer to figure 4.)

Monitor data (serial data input) is received by a line receiver and applied, through the FSK demodulator (if FSK strapped), to the UAR/T).

In FSK, the line receiver applies the received FSK signal to the FSK demodulator where a 1280-Hz signal is converted to a logic 1 output and a 2133-Hz signal is converted to a logic 0 output.


In RS-232C or MIL-STD-188C operation, the line receiver converts a +6-V dc input to a logic 0 (ground) output and converts a -6-V dc input to a logic 1 (+4.7-V dc) output.

The UAR/T receives the monitor data input, converts the data word to receive data outputs (RD1 through RD8), and clocks the serial data into the appropriate storage registers on the parallel output card. From the UAR/T, parallel receive data is supplied to the address comparator for comparison to the strapped address. The output of the address comparator enables/disables the receive character counter. The command status is controlled also by the received parallel data. If the command status is enabled, it provides an enable signal to the strobe. With the command status, receive character, and reset data signals applied, a strobe is supplied and data is accepted into the appropriate storage register in the associated parallel output card as determined by the word sub-address.



TP5-2266-013

Bit and Baud Rate Generator
Figure 3



Block Diagram
Figure 4

2.4 Control Data (Refer to figure 4.)

Control data (serial data output) is transmitted by an FSK keyer (for FSK operation) or by a line driver (for RS-232C or MIL-STD-188C operation).

In FSK, the FSK keyer is strapped and converts logic 0 outputs from the UAR/T to 1280-Hz FSK signal and logic 1 outputs from the UAR/T to 2133 Hz.

In RS-232C or MIL-STD-188C operation, the line driver converts logic 0 inputs to the line driver to +6 V dc and logic 1 inputs to the line driver to -6 V dc.

Parallel input data are address selected and applied to the UAR/T, and supplied as serial output (so) data to the line driver or FSK keyer. The serial data is converted to the appropriate signal data and supplied to the associated remote unit/control.

2.5 Purpose of Strapping

2.5.1 FSK Control (F Straps)

All straps marked "F" are in place. All straps marked "R" or "MIL" are removed. Baud rate is strapped for 75, 150, 300, or 600 bauds (same as associated unit control).

- Strap between J1-54 and resistor R7 provides a 600-ohm load between J1-54 and J1-55.
- Strap between C2 and R3 completes circuit to non-inverting input of U34A to allow balanced ac (FSK) operation.
- Strap between R1 and R2 paralleling these resistors makes inverting input load approximately equal to the noninverting input load.
- Strap between U34A-2 to R6 provides degenerative feedback to U34A opamp.
- Strap between CR1-anode to R78 provides a positive clipper for the FSK signal.
- Strap between U12-7 and U20B-5 connects the FSK demodulator output to the UAR/T input.
- Strap between J1-26 and C48 connects the FSK keyer output to the control data line.

2.5.2 RS-232C Control (R Straps)

All straps marked "R" are in place. All straps marked "F" or "MIL" are removed. Baud rate is strapped at any rate (same as associated unit/control).

- Strap between J1-54 and R2 provides direct dc connection to opamp U34A.
- Strap between J1-55 and ground provides reference for monitor data return.

- Strap between U34A-3 and R4 provides reference for U34A noninverting input.
- Strap between U34A-3 and R6 provides degenerative feedback to U34A opamp.
- Strap between U20B-5 and R78 connects line receiver output to UAR/T input for RS-232C or MIL-STD-188C operation.
- Strap between J1-26 and CR14-anode connects RS-232C driver output to control data line.
- Strap between J1-27 and ground provides reference for control data return.

2.5.3 MIL-STD-188C Control (MIL Strap and R Straps)

All straps marked "R" are in place (see paragraph 2.5.5) and one strap marked "MIL" is in place. All straps marked "F" are removed. Baud rate is strapped at any rate (same as associated unit/control).

- Strap between U9D-13 and ground inverts serial inputs to and serial outputs from UAR/T allowing application of MIL-STD-188C signals.

2.5.4 Parity

2.5.4.1 Odd Parity (O Strap)

Strapped between CR3-cathode and ground to recognize odd parity inputs.

2.5.4.2 Even Parity (E Strap)

Strapped between CR3-anode and ground to recognize even parity inputs.

2.5.4.3 No Parity

O and E straps are removed when input parity is insignificant.

2.5.5 Test Strap (Y Strap)

Strap between U20C-9 and U52B-6 removed for test purposes. Strap in place for normal operation.

2.5.6 Address Recognition (A Strap)

Strap between U5B-4 and U1A-8 provides address recognition. Serial interface card recognizes data inputs only if address input matches the address strapping provided by the unit/control in which the serial interface card is installed.

2.5.7 Baud Rate

Strap for applicable baud rate as follows:

- a. 75 bauds — strap between baud pin 10 and center pin.
- b. 150 bauds — strap between baud pin 9 and center pin.
- c. 300 bauds — strap between baud pin 8 and center pin.
- d. 600 bauds — strap between baud pin 7 and center pin.
- e. 1200 bauds — strap between baud pin 6 and center pin.
- f. 2400 bauds — strap between baud pin 5 and center pin.
- g. 4800 bauds — strap between baud pin 4 and center pin.
- h. 9600 bauds — strap between baud pin 3 and center pin.
- i. 19,200 bauds — strap between baud pin 2 and center pin.
- j. External bauds — strap between baud pin 1 and center pin. External baud may be any between 75 and 19,200 bauds (baud is 1/16 of applied frequency).

2.5.8 Spares (S Straps)

S straps have no associated electrical circuits. They are used only for storing unused straps.

2.6 Presettable Up/Down Counter CD4029A (Refer to figure 5.)

The CD4029A consists of a 4-stage binary or bcd decade presettable up/down counter with provisions for look-ahead carry in both counting modes.

A high preset enable signal allows information on the jam inputs to preset the counter to any state asynchronously with the clock. A low on each jam line, when the preset enable is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the carry-in and preset enable signals are low. Advancement is inhibited when the carry-in or preset enable signals are high. The carry-out signal is normally high and goes low when the counter reaches its maximum count in the up mode or the minimum count in the down mode, provided the carry-in signal is low. The carry-in signal in the low state can thus be considered a clock-enable. The carry-in terminal must be connected to V_{SS} when not in use.

Binary counting is accomplished when the binary/decade input is high; the counter counts in the

decade mode when the binary/decade input is low. The counter counts up when the up/down input is high, and down when the up/down input is low.

2.7 Exclusive OR Gate CD4030A (Refer to figure 6.)

Exclusive OR gate CD4030A consists of four 2-input exclusive OR gates in a package. The exclusive OR gate is commonly used as a pulse generator similar to that shown in figure 6.

2.8 8-Stage Shift Register CD4021A (Refer to figure 7.)

The CD4021A is an 8-stage parallel or serial-input/serial-output shift register having common clock and parallel/serial control inputs, a single serial data input, and individual parallel jam inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. Q outputs are available from the sixth, seventh, and eighth stages.

When the parallel/serial control input is low, data is serially shifted into the 8-stage register synchronously with the positive-going transition of the clock pulse.

When the parallel/serial control input is high, data is jammed into the 8-stage register via the parallel input lines asynchronously with the clock line.


2.9 Dual D-Type Flip-Flop CD4013A (Refer to figure 8.)

The CD4013A consists of two identical, independent, data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and \bar{Q} outputs. These devices can be used for shift register applications, and, by connecting \bar{Q} output to the data input, for counter toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset input, respectively.

2.10 UAR/T AY-5-1013

2.10.1 General (Refer to figure 9 and to table 1.)

The UAR/T is an LSI subsystem which accepts binary characters from either a terminal device or a computer and receives/transmits this character with appended control and error detecting bits. All characters contain a start bit, five to eight data bits,



CHARACTERISTICS

V_{DD}: +3 TO +15 V DC

V_{SS}: 0 V

OUTPUT VOLTAGE:

LOW LEVEL: V_{SS} +0.05 V DC MAX.



HIGH LEVEL: V_{DD} -0.05 V DC MIN.

CLK FREQ: 2.5 MHz TYP (WITH V_{DD} AT +5 V DC)

5.0 MHz TYP (WITH V_{DD} AT +10 V DC)


TP5-2267-011

Presettable Up/Down Counter CD4029A
Figure 5



TP5-2268-011

Exclusive OR Gate CD4030A
Figure 6



CHARACTERISTICS


V_{DD} : +3 TO +15 V DC
 V_{SS} : 0 V

OUTPUT VOLTAGE:
 LOW LEVEL: $V_{SS} + 0.05$ V DC MAX.
 HIGH LEVEL: $V_{DD} - 0.05$ V DC MIN.

CLOCK FREQ: 2.5 MHz TYP (WITH V_{DD} AT +5 V DC)
 5.0 MHz TYP (WITH V_{DD} AT +10 V DC)

TP5-2269-014

8-Stage Static Shift Register CD4021A
 Figure 7



TRUTH TABLE

C	D	R	S	Q	\bar{Q}
0	0	0	0	0	1
0	1	0	0	1	0
1	X	0	0	Q	\bar{Q}
X	X	1	0	0	1
X	X	0	1	1	0
X	X	1	1	1	1

NO CHANGE

X = EITHER 1 OR 0

CHARACTERISTICS

V_{DD} : +3 TO +15 V DC
 V_{SS} : 0 V

OUTPUT VOLTAGE:
 LOW LEVEL: $V_{SS} + 0.05$ V DC MAX.
 HIGH LEVEL: $V_{DD} - 0.05$ V DC MIN.

CLOCK FREQ: 4 MHz TYP (WITH V_{DD} AT +5 V DC)
 10 MHz TYP (WITH V_{DD} AT +10 V DC)

TP5-2270-014

Dual D-Type Flip-Flop CD4013A
 Figure 8

one or two stop bits, and either odd/even parity or no parity. In order to make the UAR/T universal, the baud, bits per word, parity mode, and the number of stop bits are externally selectable. The device is constructed on a single monolithic chip. All inputs and outputs are directly compatible with MTOS/MTNS logic, and also with TTL/DTL/CMOS logic without the need for interfacing components. All strobed outputs are 3-state logic.

2.10.2 Receiver Operation (Refer to figure 10.)

Power is applied, external reset is enabled, and clock pulse having a frequency of 16 times the desired baud is applied. The previous conditions will set data available (DAV) to a logic 0.

After initializing is completed, user should note that one set of control bits will be used for both receiver and transmitter, making individual control bit setting unnecessary. Data reception starts when serial input signal changes from marking (logic 1) to spacing (logic 0), which initiates the start bit. The start bit is valid if, after transition from logic 1 to logic 0, the S1 line continues to be at logic 0 when center sampled, 8 clock pulses later. If, however, line is at a logic 1 when center sampling occurs, the start bit verification process will be reset. If the serial input line transitions from a logic 1 to a logic 0 (marking to spacing) when the 16X clock is in a logic 1 state, the bit time for center sampling will begin when the clock line transitions from a logic 1 to a logic 0 state. After verification of a genuine start bit, data bit reception, parity bit reception, and stop bit(s), reception proceeds in an orderly manner.

While receiving parity and stop bit(s), the receiver will compare transmitted parity and stop bit(s) with control data bits (parity and number of stop bits) previously set and indicate an error by changing the parity error flip-flop and/or the framing error flip-flop to a logic 1. It should be noted that, if the no parity mode is selected, the PE (parity error) will be set unconditionally to a logic 0.

Once a full character is received, internal logic looks at the data available (DAV) signal to determine if data has been read out. If the DAV signal is at a logic 1, the receiver will assume data has not been read out and the overrun flip-flop of the status word holding register will be set to a logic 1. If the DAV signal is at a logic 0, the receiver will assume that data has been read out. After DAV goes to a logic 1, the receiver shift register is ready to accept the next character and has one full character time to remove the received character.

2.10.3 Transmitter Operation (Refer to figure 11.)


Power is applied, external reset is enabled, and clock pulse is applied having a frequency of 16 times the desired baud. The above conditions will set TBMT, EOC, and SO to logic 1 (line is marking).

After initializing is completed, user may set control bits and data bits, with control bits selection normally occurring before data bits selection. However, one may set both DS and CS simultaneously if minimum pulse width specifications are followed. Once data strobe (DS) is pulsed, the TBMT signal will change from a logic 1 to a logic 0 indicating that the data bits holding register is filled with a previous character and is unable to receive new data bits, and that the transmitter shift register is transmitting previously loaded data. TBMT will return to a logic 1. When the transmitter shift register is empty, data bits in the holding register are immediately loaded into the transmitter shift register for transmission. The shifting of information from the holding register to the transmitter shift register will be followed by SO and EOC going to a logic 0, and EOC going to a logic 0, indicating that the shifting operation is completed and that the data bits holding register is ready to accept new data. It should be remembered that one full character time is now available for loading of the next character without loss in transmission speed, due to double buffering (separate data bits holding register and transmitter shift register).

Data transmission is initiated with transmission of a start bit, data bits, parity bit (if desired), and stop bit(s). When the last stop bit has been on line for one bit time, EOC will go to a logic 1, indicating that a new character is ready for transmission. This new character will be transmitted only if TBMT is a logic 0 as was previously discussed.


2.11 Phase-Locked Loop NE565A (Refer to figure 12.)

The NE565A phase-locked loop is a self-contained, adaptable filter and demodulator for the frequency range from 0.001 Hz to 500 kHz. The circuit is comprised of a vco, a phase detector, an amplifier, and a low-pass filter. The center frequency of the phase-locked loop is determined by the free-running frequency of the vco. The vco frequency is adjusted externally with a resistor or a capacitor. The low-pass filter that determines the capture characteristics of the loop is formed by an internal resistor and an external capacitor.



CHARACTERISTICS

V_{GG} : -12 V DC $\pm 5\%$
 V_{CC}^* : +5 V DC $\pm 5\%$
 INPUT LOGIC LEVELS: LOGIC 0, 0 TO +0.8 V DC;
 LOGIC 1, V_{CC} -1.5 V DC TO V_{CC} +0.3 V DC
 OUTPUT LOGIC LEVELS: LOGIC 0, NMT +0.4 V DC;
 LOGIC 1, NLT V_{CC} -1.0 V DC
 CLOCK FREQUENCY: DC TO 480 kHz
 BAUD: 0 TO 30 k BAUD
 CLOCK PULSE: 1.0 μ S MIN.
 CONTROL STROBE: 300 nS MIN.
 EXTERNAL RESET: 500 nS MIN.
 STATUS WORD ENABLE: 500 nS MIN.
 RESET DATA ENABLE: 250 nS MIN.
 RECEIVED DATA ENABLE: 500 nS MIN.
 DATA STROBE: 190 nS MIN.



SYMBOL

TP5-2271-014

UAR/T AY-5-1013
Figure 9

Table 1. UAR/TAY-5-1013, Pin Functions.

PIN NO.	NAME (SYMBOL)	FUNCTION
1	V _{CC} power supply (V _{CC})	+5-V supply.
2	V _{GG} power supply (V _{GG})	-12-V supply.
3	Ground (V _{GD})	Ground.
4	Received data enable (RDE)	A logic 0 on the receiver enable line places the revised data onto the output lines.
5-12	Received data bits (RD8-RD1)	These are the eight data output lines. Received characters are right justified; the LSB always appears on RD1. These lines have tristate outputs; ie, they have the normal TTL output characteristics when ROE is 0 and a high impedance state when RDE is 1. Thus, the data output lines can be bus structure oriented.
13	Parity error (PE)	This line goes to a logic 1 if the received character parity does not agree with the selected parity. Tristate.
14	Framing error (FE)	This line goes to a logic 1 if the received character has no valid stop bit. Tristate.
15	Overrun (OR)	This line goes to a logic 1 if the previously received character is not read (DAV line not reset) before the present character is transferred to the receiver holding register. Tristate.
16	Status word enable (SWE)	A logic 0 on this line places the status word bits (PE, FE, OR, DAV, TBMT) onto the output lines. Tristate.
17	Receiver clock (RCP)	This line will contain a clock whose frequency is 16 times (16X) the desired receiver baud.
18	Reset data available (RDAV)	A logic 0 will reset the DAV line. The DAV F/F is only thing that is reset.
19	Data available (DAV)	This line goes to a logic 1 when an entire character has been received and transferred to the receiver holding register. Tristate.
20	Serial input (SI)	This line accepts the serial bit input stream. A marking (logic 1) to spacing (logic 0) transition is required for initiation of data reception.
21	External reset (XR)	Resets all registers except the received data register. Sets SO, EOC, and TBMT to a logic 1. Resets DAV, and error flags to 0. Clears input data buffer. Must be tied to logic 0 when not in use.

Table 1. UAR/T AY-5-1013, Pin Functions (Cont).

PIN NO.	NAME (SYMBOL)	FUNCTION															
22	Transmitter buffer empty (TBMT)	The transmitter buffer empty flag goes to a logic 1 when the data bits holding register may be loaded with another character. Tristate.															
23	Data strobe (DS)	A strobe on this line will enter the data bits into the data bits holding register. Initial data transmission is initiated by the rising edge of DS. Data must be stable during entire strobe.															
24	End of character (EOC)	This line goes to a logic 1 each time a full character is transmitted. It remains at this level until the start of transmission of the next character.															
25	Serial output (SO)	This line will serially, by bit, provide the entire transmitted character. It will remain at a logic 1 when no data is being transmitted.															
26-33	Data bit inputs (DB1-DB8)	There are up to eight data bit input lines available.															
34	Control strobe (CS)	A logic 1 on this lead will enter the control bits (EPS, BM1, NB2, TSB, NP) into the control bits holding register. This line can be strobed or hard wired to a logic 1 level.															
35	No parity (NP)	A logic 1 on this lead will eliminate the parity bit from the transmitted and received character (no PE indication). The stop bit(s) will immediately follow the last data bit. If not used, this lead must be tied to a logic 0.															
36	Number of stop bits (TSB)	This lead will select the number of stop bits, one or two, to be appended immediately after the parity bit. A logic 0 will insert one stop bit and a logic 1 will insert two stop bits.															
37-38	Number of bits/character (NB2, NB1)	<p>These two leads will be internally decoded to select five, six, seven, or eight data bits/character.</p> <table> <tr> <th><u>NB2</u></th><th><u>NB1</u></th><th><u>BITS/CHARACTER</u></th></tr> <tr> <td>0</td><td>0</td><td>5</td></tr> <tr> <td>0</td><td>1</td><td>6</td></tr> <tr> <td>1</td><td>0</td><td>7</td></tr> <tr> <td>1</td><td>1</td><td>8</td></tr> </table>	<u>NB2</u>	<u>NB1</u>	<u>BITS/CHARACTER</u>	0	0	5	0	1	6	1	0	7	1	1	8
<u>NB2</u>	<u>NB1</u>	<u>BITS/CHARACTER</u>															
0	0	5															
0	1	6															
1	0	7															
1	1	8															

Table 1. UAR/T AY-5-1013, Pin Functions (Cont).

PIN NO.	NAME (SYMBOL)	FUNCTION
39	Odd/even parity select (EPS)	The logic level on this pin selects the type of parity which will be appended immediately after the data bits. It also determines the parity that will be checked by the receiver. A logic 0 will insert odd parity and a logic 1 will insert even parity.
40	Transmitter clock (TCP)	This line will contain a clock whose frequency is 16 times (16X) the desired transmitter baud.

2.12 Voltage Comparator LM311H (Refer to figure 13.)

The LM311H is a voltage comparator with extremely low input currents from a wide range of supply voltages. Its output is compatible with RTL, DTL, and TTL as well as MOS circuits. It can drive lamps or relays, switching voltages up to 40 volts at currents as high as 50 mA.

2.13 12-Stage Ripple-Carry Binary Counter/Divider CD4040A (Refer to figure 14.)

The CD4040A consists of an input-pulse-shaping circuit and 12 ripple-carry binary counter stages. Resetting the counter to the all-0's state is accomplished by a high level on the reset line. A master-slave flip-flop configuration is used for each counter stage. The state of the counter is advanced one step in binary order on the negative-going transition of the input pulse. All inputs and outputs are fully buffered.

2.14 7-Stage Binary Counter CD4024A (Refer to figure 15.)

The CD4024A consists of an input-pulse-shaping circuit, reset line driver circuit, and seven binary counter stages. The counter is reset to zero by a high level on the reset input. Each counter stage is a static master-slave flip-flop. The counter stage is advanced one count on the negative going transition of each input pulse.

2.15 Quad AND-OR Select Gate CD4019A (Refer to figure 16.)

The CD4019A consists of four AND-OR select gate configurations, each consisting of two 2-input AND

gates driving a single 2-input OR gate. Selection is made by control bits Ka and Kb. If Ka and Kb are applied simultaneously, a logical A + B function is accomplished.

2.16 Dual Binary Up Counters CD4520B (Refer to figure 17.)


The CD4520B consists of two identical, internally synchronous 4-stage counters. The counter stages are D-type flip-flops having interchangeable clock and enable lines for incrementing on either the positive-going or negative-going transition. For single-unit operation, the enable input is maintained high and the counter advances on each positive-going transition of the clock. The counters are cleared by high levels on their reset lines.

2.17 Dual Operational Amplifier MC1458P1 (Refer to figure 18.)

The MC1458P1 consists of two operational amplifiers in one package designed for use as summing amplifiers, integrators, or amplifiers with operating characteristics as a function of the external feedback components.


2.18 Dual J-K Master-Slave Flip-Flop CD4027A (Refer to figure 19.)

The CD4027A consists of two identical complementary-symmetry J-K master-slave flip-flops. Each flip-flop has independent J, K, set, reset, and clock inputs and Q and \bar{Q} outputs. These devices can be used for control, register, and toggle functions. Logic levels at the J and K inputs, along with internal




TP5-2272-013

UAR/T Receiver, Block Diagram
Figure 10




TP5-2273-013

UAR/T Transmitter, Block Diagram
Figure 11



Phase-Locked Loop NE565A
Figure 12



CHARACTERISTICS

SUPPLY VOLTAGE: $V+$ +30 V DC MAX,
 $V-$ -30 V DC MAX, 40 V MAX
BETWEEN $V+$ AND $V-$.


INPUT DIFF VOLTAGE: ± 30 V MAX

INPUT VOLTAGE: ± 15 V MAX

OUTPUT SHORT CIRCUIT DURATION: 10 s MAX

VOLTAGE GAIN: 200 TYPICAL

Voltage Comparator LM311H
Figure 13



CHARACTERISTICS

V_{DD} : +3 TO +15 V DC

V_{SS} : 0 V

OUTPUT VOLTAGE:

LOW LEVEL: $V_{SS} + 0.05$ V DC MAX.


HIGH LEVEL: $V_{DD} - 0.05$ V DC MIN.

INPUT FREQ (ϕ): 1.75 MHz TYPICAL
(V_{DD} AT 5 V DC);

5.00 MHz TYPICAL (V_{DD} AT 10 V DC)

TP5-2303-011

12-Stage Ripple-Carry Binary
Counter/Divider CD4040A
Figure 14



CHARACTERISTICS

V_{DD} : +3 TO +15 V DC

V_{SS} : 0 V

OUTPUT VOLTAGE:

LOW LEVEL: $V_{SS} + 0.05$ V DC MAX.


HIGH LEVEL: $V_{DD} - 0.05$ V DC MIN.

INPUT FREQ (ϕ): 2.5 MHz TYPICAL
(V_{DD} AT 5 V DC);

7.00 MHz TYPICAL (V_{DD} AT 10 V DC)

TP5-2304-011

7-Stage Binary Counter CD4024A
Figure 15



TRUTH TABLE					
INPUTS				OUTPUT	
A	Ka	B	Kb	D	
0	0	0	0	0	
1	0	0	0	0	
0	1	0	0	0	
1	1	0	0	1	
0	0	1	0	0	
1	0	1	0	0	
0	1	1	0	0	
1	1	1	0	1	
0	0	0	1	0	
1	0	0	1	0	
0	1	0	1	0	
1	1	0	1	1	
0	0	1	1	1	
1	0	1	1	1	
0	1	1	1	1	
1	1	1	1	1	

CHARACTERISTICS

VDD: +3 TO +15 V DC

VSS: 0V

OUTPUT VOLTAGE:


LOW LEVEL: VSS +0.05 V DC MAX.

HIGH LEVEL: VDD - 0.05 V DC MIN.

TP5-2305-013

Quad AND-OR Select Gate CD4019A

Figure 16

**CHARACTERISTICS**

VDD: +3 TO +18 V DC

VSS: 0 V

OUTPUT VOLTAGES:

LOW LEVEL: VSS +0.05 V DC MAX.

HIGH LEVEL: VDD -0.05 V DC MIN.

CLOCK FREQ:

1.5 MHz MAX (VDD AT 5 V DC)


3 MHz MAX (VDD AT 10 V DC)

4 MHz MAX (VDD AT 15 V DC)

TP3-2306-013

Dual Binary Up Counters CD4520B

Figure 17




CHARACTERISTICS
SUPPLY VOLTAGE: V_{CC} +18 V DC MAX
 V_{EE} -18 V DC MAX
INPUT DIFF VOLTAGE: ± 30 V MAX
INPUT COMMON MODE VOLTAGE:
 ± 15 V MAX (1)
OUTPUT SHORT CIRCUIT DURATION:
CONTINUOUS (2)
INPUT RESISTANCE: 300 k Ω MIN, 2.0 M Ω MAX
OUTPUT RESISTANCE: 75 Ω TYPICAL
VOLTAGE GAIN: 15 MIN

- NOTES:
(1) FOR SUPPLY VOLTAGE LESS THAN ± 15.0 V, MAX INPUT VOLTAGE EQUAL TO SUPPLY VOLTAGE.
(2) SUPPLY VOLTAGE EQUAL TO OR LESS THAN 15 V.

TP5-2285-013

Dual Operational Amplifier MC1458P1
Figure 18




CHARACTERISTICS
VDD: +3 TO +15 V DC
VSS: 0V
OUTPUT VOLTAGE
LOW LEVEL: $V_{SS} + 0.05$ V DC MAX
HIGH LEVEL: $V_{DD} - 0.05$ V DC MIN
CLOCK FREQ:
3 MHz TYP (V_{DD} AT +5 V DC)
8 MHz TYP (V_{DD} AT +10 V DC)

TRUTH TABLE							
PRESENT STATE					C	NEXT STATE	
INPUTS				OUTPUTS		OUTPUTS	
J	K	S	R	Q		Q	Q̄
1	X	0	0	0		1	0
X	0	0	0	1		1	0
0	X	0	0	0		0	1
X	1	0	0	1		0	1
X	X	0	0	X			← NO CHANGE
X	X	1	0	X		1	0
X	X	0	1	X	X	0	1
X	X	1	1	X	X	1	1

X = EITHER 1 OR 0

TP5-2307-013

Dual J-K Master-Slave Flip-Flop CD4027A
Figure 19



TRUTH TABLE

INPUTS			OUTPUT
INHIBIT	A	B	X-Y
0	0	0	0X, 0Y
0	1	0	1X, 1Y
0	0	1	2X, 2Y
0	1	1	3X, 3Y
1	X	X	NONE

X=EITHER 1 OR 0

CHARACTERISTICS

 V_{DD} : +3 TO +15 V DC V_{SS} : 0 V V_{EE} : -12 TO 0 V DC

ON RESISTANCE:

80 OHM (V_{DD} TO V_{EE} IS 15 V DC)120 OHM (V_{DD} TO V_{EE} IS 10 V DC)270 OHM (V_{DD} TO V_{EE} IS 5 V DC)

TP5-2308-011

Differential 4-Channel Multiplexer/Demultiplexer CD4052A
Figure 20


self-steering, control the state of each flip-flop. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset input, respectively.

2.19 Differential 4-Channel Multiplexer/ Demultiplexer CD4052A (Refer to figure 20.)

The CD4052A is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The binary control inputs select one of four pairs of channels to be turned on, and connect the differential analog inputs to the differential outputs.

2.20 Presettable Divide-by-N Counter CD4018A (Refer to figure 21.)

The CD4018A consists of five Johnson-counter stages, buffered \bar{Q} outputs from each stage, and counter preset control gating. Clock, reset, data, preset enable, and five individual jam inputs are provided. A divide-by-10, -8, -6, -4, or -2 counter is implemented by feeding the \bar{Q}_5 , \bar{Q}_4 , \bar{Q}_3 , \bar{Q}_2 , and \bar{Q}_1 signals, respectively, back to the data input. Divide-by-9, -7, -5, or -3 counter configurations are implemented by using an external gate package to properly gate the feedback connection to the data input. Divide-by functions greater than 10 can be achieved by use of multiple



CHARACTERISTICS

V_{DD} : +3 TO +15 V DC

V_{SS} : 0 V

OUTPUT VOLTAGE:

LOW LEVEL: $V_{SS} + 0.05$ V DC

HIGH LEVEL: $V_{DD} - 0.05$ V DC

CLOCK-FREQ: 2.5 MHz TYP (V_{DD} AT +5 V DC)

5 MHz TYP (V_{DD} AT +10 V DC)

TP5-2309-011

Presettable Divide-by-N Counter CD4018A
Figure 21

CD4018A. The counter is advanced one count on a positive clock-signal transition. A high reset signal clears the counter to all zeros. A high preset-enable signal allows information on the jam inputs to preset the counter. Antilock gating is provided to assure the proper counter sequence.

3. TESTING AND TROUBLESHOOTING

3.1 Test Equipment and Power Requirements

Test equipment and power sources required to test, troubleshoot, and repair the serial interface card are

listed in the maintenance section of this instruction book.

3.2 Testing

The test procedures in table 2 check total performance of the serial interface card. These test procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic to circuit trace the fault.

Table 2. Serial Interface, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
1. Setup	<p style="text-align: center;">Note</p> <p>These testing and troubleshooting procedures are based on using a control unit and an associated local unit. The most effective method of testing and troubleshooting is obtained by installing the questionable serial interface in the control unit.</p> <p>During these tests when a control unit is referred to it is a receiver-exciter control, an exciter control, or a receiver control. When a local unit is referred to it is a receiver-exciter, an exciter, or a receiver.</p> <ol style="list-style-type: none"> Remove top cover of unit containing the serial interface to be tested. Remove serial interface. Install it on an extender card and place it in the control unit. Set unit LINE SELECTOR switches to 115 V. Connect units to 115-V ac power source and set power on. Measure dc voltages between the following pins and ground (TP1, brown): <ul style="list-style-type: none"> J1-23 J1-28 J1-6 Strap local unit for address 0. Connect local unit to a control unit. 	 +15 ±1.0 V dc. +5 ±0.5 V dc. -15 +1.0 V dc.	Check associated power supply.
2. FSK data levels (Cont)	<p style="text-align: center;">Note</p> <p>F strap between J1-26 and C48 must be in place. R strap between J1-27 and ground must be removed.</p> <ol style="list-style-type: none"> Connect an audio voltmeter between J1-26 and J1-27. Apply a ground to U10-2. 		

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

[illegible]

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. (Cont)	<p>f. Note response signals on the control unit as follows:</p> <p>EQUIPMENT STATUS indicators</p> <p>BANDWIDTH indicators (receiver only).</p> <p>FREQUENCY KHZ indicators.</p> <p>g. Set control unit ADDRESS to 0.</p> <p>h. Note response signals on the control unit as follows:</p> <p>EQUIPMENT STATUS indicators.</p> <p>BANDWIDTH indicators (receiver only).</p> <p>FREQUENCY KHZ indicators.</p> <p style="text-align: center;">Note</p> <p>Do not connect ground lead to J1-30 until frequency indication is normal (29999.9).</p> <p>i. Connect a storage oscilloscope to TP6 (blue). Sweep time = 10 ms. Trigger = TRIGGER. Vert scale = 1 V per division. Horiz sweep = Normal. Display = STORE.</p> <p>j. Connect a jumper from J1-30 to ground.</p> <p>k. On control unit, change any FREQUENCY KHZ control.</p>	<p>No change in indications.</p> <p>No change in indications.</p> <p>No change in indications.</p> <p>No fault indications, MODE indicates USB (exciter and receiver-exciter), MODE indicates SSB/CW (receiver only).</p> <p>Indicates U (USB).</p> <p>Indicates 29999.9 (0) kHz.</p> <p>R/E FAULT indicator flashes at 0.5-Hz rate (2 s on, 2 s off).</p> <p>Oscilloscope display should look similar to command word with status request word 1 (refer to figure 22).</p> <p>Each frequency change changes data pattern.</p>	<p>Check U3, U4, U5, and associated address circuits.</p> <p>Check U7, U6, U8, U9, U20, U21, U11, U12, U34, and associated circuits.</p> <p>Check U8, U28, U41, U29, U30, and associated circuits.</p>
(Cont)			

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. (Cont)	<p>1. Erase scope and repeat step k as often as necessary to obtain a good result.</p> <p>Note</p> <p>10-MHz and 1-MHz frequency controls change bit pattern of word 1, character 2. 100-kHz and 10-kHz frequency controls change bit pattern of word 1, character 3. 1-kHz and 100-Hz frequency controls change bit pattern of word 1, character 4.</p> <p>10-Hz and 1-Hz frequency controls (if applicable) change bit pattern of word 1, character 5.</p> <p>m. Erase scope. On control unit, change RF GAIN control position.</p> <p>n. Erase scope and repeat step m as necessary to obtain a good result.</p> <p>Note</p> <p>RF GAIN control changes bit pattern of word 2, character 2.</p> <p>AGC switch changes bit pattern of word 2, character 3.</p> <p>VBFO enable switch (if applicable) changes bit pattern of word 2, character 3.</p> <p>BANDWIDTH control and/or MODE control changes bit pattern of word 2, character 4. MODE control changes bit pattern of word 2, character 5.</p>	<p>Note</p> <p>Without special equipment it is impossible to note exact waveform. Look at spacing and bits of data.</p> <p>Oscilloscope display should look similar to command word with status request, word 2 (refer to figure 22). Each RF GAIN control changes data pattern. Refer to note of step k.</p>	Same as step k.
(Cont)			

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
3. (Cont)	<p>o. Erase scope. On control unit, change PA PWR control position.</p> <p>p. Erase scope and repeat step o as often as necessary to obtain a good result.</p> <p style="text-align: center;">Note</p> <p>VBFO control (if applicable) changes bit pattern of word 3, character 2. DVBFO 1-kHz and sign controls (if applicable) change bit pattern of word 3, character 2.</p> <p>DVBFO 100-Hz and 10-Hz controls (if applicable) change bit pattern of word 3, character 3.</p> <p>PA PWR control changes bit pattern of word 3, character 5. P CAR switch changes bit pattern of word 3, character 5.</p> <p>q. Erase scope. On control unit, change KEY control position.</p> <p>r. Erase scope and repeat step q as often as necessary to obtain a good result.</p> <p>s. Remove jumper from J1-30 to ground.</p>	<p>Oscilloscope display should look similar to command word with status request word 3 (refer to figure 22.) Each PA PWR control change changes data pattern. Refer to note of step k.</p> <p>Oscilloscope display should look similar to command word with status request word 4.</p> <p>(Refer to figure 22.) Each application or removal of a key changes data pattern.</p> <p>Refer to note of step k.</p>	<p>Same as step k.</p> <p>Same as step k.</p>
4. Serial data status only (Cont)	<p>a. Repeat steps 3.a. through 3.i.</p> <p>b. Set local unit front-panel controls as follows:</p> <p style="padding-left: 40px;">FREQUENCY KHZ to 29999.9 (0).</p> <p style="padding-left: 40px;">MODE to SSB/CW or USB.</p> <p style="padding-left: 40px;">BANDWIDTH to USB (receiver only).</p>		Same as test 3.

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
4. (Cont)	<p>RF GAIN to full ccw (receiver and receiver-exciter only).</p> <p>AGC to FAST (receiver and receiver-exciter only).</p> <p>MIC to CH A (exciter and receiver-exciter only).</p> <p>KEY to NORM (exciter and receiver-exciter only).</p> <p>PA PWR to STBY (exciter and receiver-exciter only).</p> <p>P CAR to OFF (exciter and receiver-exciter only).</p> <p>CONT to LCL.</p> <p>c. Change any or all of the above front-panel controls on the control unit.</p> <p>d. Note response signals on the control unit.</p> <p>e. Set control unit ADDRESS to 0.</p> <p>f. Note response signals on the control unit as follows:</p> <p>EQUIPMENT STATUS indicators.</p> <p>BANDWIDTH indicators (receiver only).</p> <p>FREQUENCY KHZ indicators.</p> <p>g. Connect a storage oscilloscope to TP6 (blue).</p> <p>Sweep time = 20 ms. Trigger = INTERNAL. Vert scale = 1 V per division. Horiz sweep = SINGLE SWEEP. Display = STORE.</p> <p>h. Note oscilloscope waveform.</p>	<p>No changes.</p> <p>No fault indications, mode indicates USB (exciter and receiver-exciter), mode indicates SSB/CW (receiver only), BUSY indicator is lit.</p> <p>Indicates U (USB).</p> <p>Indicates 29999.9 (0) kHz.</p> <p>Should look similar to status request only words (refer to figure 22).</p>	
(Cont)			

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
4. (Cont)	<p>i. Repeat steps g and h as often as necessary to obtain a good result.</p>	<div>Note</div> <p>Without special equipment it will be impossible to note exact waveform. Look at spacing and bits of data.</p>	
5. Serial data status only	<p>a. Repeat steps 3.a through 3.i.</p> <p>b. Set local unit front-panel controls as follows:</p> <p>FREQUENCY KHZ to 29999.9 (0).</p> <p>MODE to SSB/CW or USB.</p> <p>BANDWIDTH to USB (receiver only).</p> <p>RF GAIN to full ccw (receiver and receiver-exciter only).</p> <p>AGC to FAST (receiver and receiver-exciter only).</p> <p>MIC to CH A (exciter and receiver-exciter only).</p> <p>KEY to NORM (exciter and receiver-exciter only).</p> <p>PA PWR to STBY (exciter and receiver-exciter only).</p> <p>P CAR to OFF (exciter and receiver-exciter only).</p> <p>CONT to LCL.</p> <p>c. Change any or all of the above front-panel controls on the control unit.</p> <p>d. Note response signals on the control unit.</p> <p>e. Set control unit ADDRESS to 0.</p> <p>f. Note response signals on the control unit as follows:</p>		Same as test 3.
(Cont)		No changes.	

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
5. (Cont)	<p>EQUIPMENT STATUS indicators.</p> <p>BANDWIDTH indicators (receiver only).</p> <p>FREQUENCY KHZ indicators.</p> <p>g. Connect a storage oscilloscope to TP5 (green).</p> <p>Sweep time = 20 ms. Trigger = INTERNAL. Vert scale = 1 V per division. Horiz sweep = SINGLE SWEEP. Display = STORE.</p> <p>h. Note oscilloscope waveform.</p> <p>i. Repeat steps g and h as often as necessary to obtain a good result.</p>	<p>No fault indications mode indicates USB (exciter and receiver-exciter), mode indicates SSB/CW (receiver only), BUSY indicator is lit.</p> <p>Indicate U (USB).</p> <p>Indicates 29999.9 (0) kHz.</p> <p>Should look similar to monitor word(s)/command word(s) with no status request, (refer to figure 22).</p> <p>Note</p> <p>Without special equipment it will be impossible to note exact waveform. Look at spacing and bits of data.</p>	
6. FSK receiver sensitivity	<p>a. Connect local unit to a control unit through a 40-dB attenuator in both the monitor and data lines.</p> <p>b. Repeat test 3.</p>	<p>Results should be same as test 3 results.</p>	Check U34A and associated circuits.
7. Address recognition (Cont)	<p>a. Set local unit CONT switch to REM.</p> <p>b. Set control unit ADDRESS to 0.</p> <p>c. Set control unit front-panel controls as follows:</p> <p>FREQUENCY KHZ to 29999.9(9).</p>		

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
7. (Cont)	<p>MODE to SSB/CW or USB.</p> <p>BANDWIDTH to USB (receiver only).</p> <p>RF GAIN to full ccw (receiver and receiver-exciter only).</p> <p>AGC to FAST (receiver and receiver-exciter only).</p> <p>MIC to CH A (exciter and receiver-exciter only).</p> <p>KEY to NORM (exciter and receiver-exciter only).</p> <p>PA PWR to STBY (exciter and receiver-exciter only).</p> <p>P CAR to OFF (exciter and receiver-exciter only).</p> <p>CONT to NORM.</p> <p>d. Note response signals on the control unit as follows:</p> <p>EQUIPMENT STATUS indicators.</p> <p>BANDWIDTH indicators (receiver only).</p> <p>FREQUENCY KHZ indicators.</p> <p>e. Set control unit ADDRESS to 1.</p> <p>f. Note response signals on the control unit as follows:</p> <p>EQUIPMENT STATUS indicators.</p> <p>BANDWIDTH indicators (receiver only).</p>	<p>No fault indications mode indicates USB (exciter, receiver-exciter) or SSB/CW (receiver), PA READY might be lit (exciter, receiver-exciter only).</p> <p>Indicates U (USB).</p> <p>Indicates 29999.9(9) kHz.</p> <p>EXCTR FAULT, RCV FAULT, or R/E FAULT indicator flashes at a 0.25-Hz rate (on 2 seconds, off 2 seconds). All other indications should remain the same.</p> <p>No change from step d.</p>	<p>Check U7, U6, U8, U9, U20, U21, U11, U12, U34, and associated circuits.</p> <p>Check U3, U4, U5, U27, U28, U29, U30, U8, and associated circuits. Check also busy circuit on parallel output.</p>
(Cont)			

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
7. (Cont)	<p>FREQUENCY KHZ indicators.</p> <p>g. Note response signals on the control unit with the ADDRESS to each position 2 through 15.</p>	<p>No change from step d.</p> <p>Same as step f.</p>	<p>Check U3, U4, U5, U27, U28, U29, U30, U8, and associated circuits. Check also busy circuit on parallel output.</p>
8. Address	<p>a. Set control unit ADDRESS to 0.</p> <p>b. Ground serial interface pins J1-17 and J1-45.</p> <p>c. Connect an oscilloscope to serial interface pin J1-13.</p> <p>d. Change control unit ADDRESS through all positions 0 through 15 and back to 0 while watching oscilloscope.</p> <p>e. Remove J1-17 and J1-45 grounds.</p>	<p>A pulse is generated at J1-13 at every change in ADDRESS switch position.</p>	<p>Check U27 and associated circuits.</p>
9. Status request	<p>a. Set local unit cont switch to REM.</p> <p>b. Set control unit ADDRESS to 0.</p> <p>c. Connect a dual-trace oscilloscope: One trace to TP6 (blue), and one trace to J1-24.</p> <p>d. Apply a logic 1 pulse to oscilloscope trigger for both traces and A12TP7 (violet) simultaneously.</p> <p>e. Note oscilloscope waveforms.</p> <p>f. Repeat steps c and d as often and as quickly as necessary to obtain a good result.</p>	<p>One trace (TP6) should look similar to status request only words 1 through 4 (refer to figure 22).</p> <p>Other trace (J1-24) goes to logic 1 and remains there until status request only word 4 is transmitted and then returns to logic 0.</p> <p>Note</p> <p>With local unit cont switch in LCL position J1-24 remains at logic 1.</p>	<p>If TP6 abnormal check U8, U28, U29, U30, U41, and associated circuits.</p> <p>If J1-24 abnormal check U31, U50, U52, and associated circuits.</p>


Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
10. Word 4 continuous transmit	<p>a. Set control unit ADDRESS to 0.</p> <p>b. Set control unit CONT switch to NORM.</p> <p>c. Connect oscilloscope to TP6 (blue).</p> <p>Sweep time = 20 ms. Trigger = INTERNAL. Vert scale = 1 V per division. Horiz sweep = NORMAL.</p> <p>d. Apply a ground to J1-30.</p> <p>e. Remove J1-30 ground.</p>	<p>Continuous data monitored on oscilloscope should look similar to status request only word, word 4.</p> <p>Continuous data on oscilloscope is terminated.</p>	<p>Check U37, U38, U48, U40, U41, U9, and associated circuits.</p> <p>Check U17-U18, U19, U23, U24, U25, U26, and associated circuits.</p>
11. Data loop back	<p>a. Set control unit address to 0.</p> <p>b. Disconnect control unit from local unit.</p> <p>c. Set control unit CONT switch to TEST.</p> <p>d. Connect a dual-trace storage oscilloscope with upper trace to TP6 (blue) and lower trace to TP5 (green).</p> <p>e. Set oscilloscope as follows: Sweep time = 20 ms. Trigger = INTERNAL. Vert scale = 1 V per division. Horiz sweep = NORMAL.</p> <p>f. Apply a ground to J1-30.</p> <p>g. Set control unit front-panel controls as follows: FREQUENCY KHZ to 29999.0 (9). MODE to SSB/CW or USB. BANDWIDTH to USB (receiver only). RF GAIN to full ccw (receiver and receiver-exciter only). AGC to FAST (receiver and receiver-exciter only). MIC to CH A (exciter and receiver-exciter only). KEY to NORM (exciter and receiver-exciter only). PA PWR to STBY (exciter and receiver-exciter only). P CAR to OFF (exciter and receiver-exciter only).</p>	<p>Continuous data monitored on both traces of oscilloscope should look similar to status request only word, word 4, (refer to figure 27).</p> <p>Continuous data on oscilloscope.</p>	<p>Check U47, U38, U48, U40, U41, U9, and associated circuits.</p> <p>Same as step e.</p>

(Cont)

Table 2. Serial Interface, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
11. (Cont)	<p>h. Set oscilloscope display to STORE.</p> <p>i. Erase display. Set FREQUENCY KHZ to 29999.9(9).</p> <p>j. Erase display. Set MODE control to AM.</p> <p>k. Erase display. Set PA PWR to HIGH PWR.</p> <p>l. Erase display. Set KEY control to LOCK.</p> <p>m. Set control unit CONT switch to NORM.</p> <p>n. Repeat steps h through k.</p> <p>o. Remove ground from J1-30.</p>	<p>Both oscilloscope traces are identical and look similar to command word with status request, word 1. (Refer to figure 22.)</p> <p>Both oscilloscope traces are identical and look similar to command word with status request, word 2. (Refer to figure 22.)</p> <p>Both oscilloscope traces are identical and look similar to command word with status request, word 3. (Refer to figure 22.)</p> <p>Both oscilloscope traces are identical and look similar to command word with status request, word 4. (Refer to figure 22.)</p> <p>Upper trace same as steps h through k. Lower trace, straight line.</p>	<p>Same as step e.</p> <p>Same as step e.</p>
12. Baud rate check	<p>a. Note baud rate strapped in unit.</p> <p>b. Strap baud rate for 75.</p> <p>c. Repeat test 10.</p> <p>d. Strap baud rate for 19 200.</p> <p>e. Repeat test 10.</p> <p>f. Return to baud rate strapping referenced in step a.</p>	<p>Reference.</p> <p>Same as test 10 except monitor word spacing increases as baud rate decreases and vice versa.</p>	<p>Same as test 10.</p>



TP5-4943-015

Command and Monitor Word Waveforms
Figure 22

4. ALIGNMENT/ADJUSTMENT**4.1 Control Data Strapping (Refer to figure 23.)****4.1.1 FSK Control**

- Remove all R and MIL straps.
- Set all F straps in place.
- Set Y strap in place.
- Set baud rate straps in place. Set baud rate for 75, 150, 300, or 600 bauds (refer to paragraph 4.2).
- If address recognition required, strap for address (refer to paragraph 4.5).
- If parity recognition required, strap for parity (refer to paragraph 4.4).

4.1.2 EIA RS-232C Control

- Remove all F and MIL straps.
- Set all R straps in place.
- Set Y strap in place.
- Set baud rate straps in place, for any baud rate (refer to paragraph 4.2).
- If address recognition required, strap for address (refer to paragraph 4.5).
- If parity recognition required, strap for parity (refer to paragraph 4.4).

4.1.3 MIL-STD-188C Control

- Remove all F straps.
- Set all R straps in place.
- Set MIL strap in place.
- Set Y strap in place.

- Set baud rate straps in place, for any baud rate (refer to paragraph 4.2).
- If address recognition required, strap for address (refer to paragraph 4.5).
- If parity recognition required, strap for parity (refer to paragraph 4.4).

4.2 Baud Rate Strapping

Strap for applicable baud rate as shown in table 3.

4.3 Test Strapping

For test purposes only, remove Y strap. For normal operation, Y strap must be set in place.

4.4 Parity Strapping**4.4.1 Odd Parity**

For odd parity recognition, remove E strap and set O strap in place.

4.4.2 Even Parity

For even parity recognition, remove O strap and set E strap in place.


4.4.3 No Parity

If parity recognition is not required, remove both the O and E straps.

Table 3. Baud Rate Strapping.

BAUD RATE (BAUDS)	BAUD STRAP	FSK	RS-232C OR MIL-STD-188C USING	
			CONTROL	PROCESSOR
75	10 to center	X	X	
150	9 to center	X	X	
300	8 to center	X	X	
600	7 to center	X	X	
1200	6 to center		X	X
2400	5 to center			X
4800	4 to center			X
9600	3 to center			X
19 200	2 to center			X
External	1 to center	*	*	*

*Any rate from 75 to 19 200 bauds (baud is 1/16 of applied frequency). FSK cannot exceed 600 bauds.



TP5-1569-019

Serial Interface Strapping
Figure 23

4.5 Address Recognition Strapping

- a. If an address is to be recognized, set A strap in place.
- b. Strap unit rear connector for specific address recognition as shown in unit installation section.

4.6 Adjustment of FSK Detector Symmetry

- a. Perform test setup of table 2, test 1.
- b. Strap card for FSK signaling (refer to paragraph 4.1.1).
- c. Strap card for 1200 bauds (refer to paragraph 4.2).
- d. Strap for odd parity (refer to paragraph 4.4.1).
- e. Apply a 0-dB mW FSK signal with a symmetrical 1:1 (mark, space) data pattern between P1-54 and P1-55.
- f. Using an oscilloscope, monitor the waveform at TP5 (green) to ground (TP1, brown).
- g. Adjust R32 to obtain best symmetry of the waveform at TP5.

5. REPAIR

Repair of the serial interface card is accomplished using standard maintenance and planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

6. PARTS LIST/DIAGRAMS


This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram (figure 24). The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.

Use the reference designator indicated on schematic and parts location diagram to locate parts in the parts list tabulation. The Collins part number and description is listed for each reference designator.

Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses and on the schematic diagram inside an arrow that points at the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.


<u>CIRCUIT CARD/ SUBASSEMBLY</u>	<u>COLLINS PART NUMBER</u>	<u>LATEST EFFECTIVITY</u>
Serial Interface	635-0742-001	REV J




Serial Interface, Schematic Diagram
Figure 24 (Sheet 1 of 6)

PARTS LIST				PARTS LIST (Cont)				MODIFICATION HISTORY			
REF DES	DESCRIPTION	COLLINS PART NO	USABLE ON CODE	REF DES	DESCRIPTION	COLLINS PART NO	USABLE ON CODE	REVISION IDENT	DESCRIPTION OF REVISION AND REASON FOR CHANGE	EFFECTIVITY	
SERIAL INTERFACE 835-0742-001				R80-R83	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000		A1	Removed C42, 200pF. Removed R80, 4700Ω.	REV B	
CR1-CR29	SEMICOND DEVICE, 1N4454	353-3844-010		R84	RESISTOR, FXD, CMPSN, 10kΩ, 10%, 1/4W	745-0785-000					
C1-C7	CAPACITOR, FXD, CER DIEI., 0.1 μF, 20%, 50V	913-3279-680		R85,R86	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000					
C8	NOT USED			R87	RESISTOR, FXD, CMPSN, 560Ω, 10%, 1/4W	745-0740-000		A2	Added C42, 200pF. Added R60, 4700Ω.	REV C and above	
C9	CAPACITOR, FXD, ELCTLT, 15 μF, 20%, 15V	184-9102-130		R88	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W (A3)	745-0857-000					
C10	CAPACITOR, FXD, PLSTC DIEI., 0.047 μF, 10%, 200V	933-1039-040		T1	TRANSFORMER, AF	677-0324-320					
C11	CAPACITOR, FXD, CER DIEI., 0.1 μF, 20%, 50V	913-3279-680		TP1	JACK, TIP, BRN	360-0484-020		A3	Added R88, 1 MΩ.	REV D	
C12	CAPACITOR, FXD, CER DIEI., 1000pF, 10%, 200V	913-4018-000		TP2	JACK, TIP, RED	360-0484-050		B1	Removed connection from U25B-12 to U17B-11 and U19C-9.	REV F and above	
C13, C14	CAPACITOR, FXD, CER DIEI., 0.1 μF, 20%, 50V	913-3279-680		TP3	JACK, TIP, ORN	360-0484-060					
C15-C17	CAPACITOR, FXD, CER DIEI., 0.01 μF, 20%, 50V	913-3279-110		TP4	JACK, TIP, YEL	360-0484-040		B2	Changed C42 from 200pF to 100pF.	REV G and above.	
C18	CAPACITOR, FXD, CER DIEI., 1000pF, 10%, 200V	913-4018-000		TP5	JACK, TIP, GRN	360-0484-080					
C19	CAPACITOR, FXD, CER DIEI., 0.1 μF, 20%, 50V	913-3279-680		TP6	JACK, TIP, BLU	360-0484-080					
C20	CAPACITOR, FXD, ELCTLT, 1 μF, 20%, 35V	184-9102-350		U1	INTEGRATED CKT, MC14025CP	351-8159-150		B3	Removed C35, 15pF from across R58. Added C35, 47pF.	REV J and above	
C21	CAPACITOR, FXD, MICA DIEI., 470pF, 5%, 500V	912-2864-000		U2	INTEGRATED CKT, F4029BPC	351-8159-250					
C22	CAPACITOR, FXD, PLSTC DIEI., 0.0056 μF, 10%, 80V	933-1039-320		U3	INTEGRATED CKT, MC14001CP	351-8159-020					
C23-C28	CAPACITOR, FXD, ELCTLT, 1 μF, 20%, 35V	184-9102-350		U4	INTEGRATED CKT, F4021BPC	351-8159-190					
C29-C32	CAPACITOR, FXD, CER DIEI., 0.1 μF, 20%, 50V	913-3279-680		U5	INTEGRATED CKT, MC14011CP	351-8159-230					
C33, C34	CAPACITOR, FXD, CER DIEI., 1 μF, 20%, 50V	913-3279-270		U6	INTEGRATED CKT, F4013BPC	351-8159-110					
C35	CAPACITOR, FXD, MICA DIEI., 15pF, 5%, 500V (B3)	912-3839-000		U7	INTEGRATED CKT, F4030BPC	351-8159-110					
C36	CAPACITOR, FXD, MICA DIEI., 47pF, 5%, 500V	912-3858-001		U8	INTEGRATED CKT, F4013BPC	351-8173-010					
C36-C40	CAPACITOR, FXD, CER DIEI., 0.1 μF, 20%, 50V	913-3279-680		U9	INTEGRATED CKT, F4030BPC	351-8173-010					
C41	CAPACITOR, FXD, MICA DIEI., 200pF, 10%, 500V	912-2838-000		U10	INTEGRATED CKT, MC14011CP	351-8159-040					
C42	CAPACITOR, FXD, MICA DIEI., 200pF, 10%, 500V (A1) (A2) (B2)	912-2838-000		U11	INTEGRATED CKT, LM565CN	351-1114-010					
C42	CAPACITOR, FXD, MICA DIEI., 100pF, 5%, 500V	912-3879-000		U12	INTEGRATED CKT, LM511H	351-1094-060					
C43	CAPACITOR, FXD, MICA DIEI., 200pF, 10%, 500V	912-2838-000		U13	INTEGRATED CKT, MC14025CP	351-8159-150					
C44-C47	CAPACITOR, FXD, CER DIEI., 1000pF, 10%, 200V	913-4018-000		U14	INTEGRATED CKT, F4049BPC	351-8159-210					
C48,C49	CAPACITOR, FXD, CER DIEI., 1 μF, 20%, 50V	913-3279-270		U15	INTEGRATED CKT, MC14011CP	351-8159-040					
L1-L4	COIL, RF, 1000 μH	240-2540-000		U16	INTEGRATED CKT, MC14025CP	351-8159-150					
O1	TRANSISTOR, 2N2907A	352-0551-010		U17, U18	INTEGRATED CKT, F4013BPC	351-8159-110					
O2	TRANSISTOR, 2N2222A	352-0661-020		U19, U20	INTEGRATED CKT, MC14011CP	351-8159-040					
O3	TRANSISTOR, 2N2907A	352-0551-010		U21	INTEGRATED CKT, F4049BPC	351-8159-210					
O4	TRANSISTOR, 2N2222A	352-0661-020		U22	INTEGRATED CKT, F4040BPC	351-8159-240					
O5	TRANSISTOR, 2N2907A	352-0551-010		U23	INTEGRATED CKT, F4024BPC	351-8159-100					
O6	TRANSISTOR, 2N2222A	352-0661-020		U24	INTEGRATED CKT, F4049BPC	351-8159-210					
R1,R2	RESISTOR, FXD, CMPSN, 47kΩ, 10%, 1/4W	745-0809-000		U25	INTEGRATED CKT, F4013BPC	351-8159-110					
R3	RESISTOR, FXD, CMPSN, 22kΩ, 10%, 1/4W	745-0797-000		U26	INTEGRATED CKT, MC14001CP	351-8159-020					
R4	RESISTOR, FXD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0821-000		U27	INTEGRATED CKT, F4030BPC	351-8159-180					
R5,R6	RESISTOR, FXD, CMPSN, 0.47MΩ, 10%, 1/4W	745-0845-000		U28	INTEGRATED CKT, MC1458P1	351-1071-070					
R7,R8	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000		U29, U30	INTEGRATED CKT, F4027BPC	351-8159-180					
R8-R20	RESISTOR, FXD, CMPSN, 10kΩ, 10%, 1/4W	745-0785-000		U31	INTEGRATED CKT, F4013BPC	351-8159-110					
R21	RESISTOR, FXD, CMPSN, 1.5kΩ, 10%, 1/4W	745-0755-000		U32	INTEGRATED CKT, MC14011CP	351-8315-010					
R22,R23	RESISTOR, FXD, CMPSN, 1kΩ, 10%, 1/4W	745-0749-000		U33	INTEGRATED CKT, F4019BPC	351-8159-080					
R24	RESISTOR, FXD, CMPSN, 390Ω, 10%, 1/4W	745-0734-000		U34	INTEGRATED CKT, MC14001CP	351-8159-220					
R25	RESISTOR, FXD, CMPSN, 1kΩ, 10%, 1/4W	745-0748-000		U35	INTEGRATED CKT, MC14011CP	351-8159-040					
R26,R27	RESISTOR, FXD, CMPSN, 680Ω, 10%, 1/4W	745-0743-000		U36	INTEGRATED CKT, F4052PC	351-8227-020					
R28	RESISTOR, FXD, CMPSN, 15kΩ, 10%, 1/4W	745-0791-000		U37	INTEGRATED CKT, F4029BPC	351-8159-250					
R29	RESISTOR, FXD, CMPSN, 10kΩ, 10%, 1/4W	745-0785-000		U38	INTEGRATED CKT, MC14011CP	351-8159-190					
R30,R31	RESISTOR, FXD, CMPSN, 4.7kΩ, 10%, 1/4W	381-1721-060		U39	INTEGRATED CKT, MC14001CP	351-8159-110					
R32	RESISTOR, VAR, WW, 5kΩ, 5%, 3/4W	745-0773-000		U40	INTEGRATED CKT, F4013BPC	351-8159-080					
R33-R35	RESISTOR, FXD, CMPSN, 10kΩ, 10%, 1/4W	745-0785-000		U41	INTEGRATED CKT, MC14011CP	351-8159-210					
R36-R38	RESISTOR, FXD, FILM, 20.5kΩ, 1%, 1/8W	705-1058-000		U42	INTEGRATED CKT, F4029BPC	351-8159-180					
R39-R40	RESISTOR, FXD, FILM, 48.7kΩ, 1%, 1/8W	705-1077-000		U43	INTEGRATED CKT, MC14001CP	351-8253-010					
R41,R42	RESISTOR, FXD, FILM, 10kΩ, 1%, 1/8W	705-1044-000		U44	INTEGRATED CKT, F4019BPC	351-8159-110					
R43	RESISTOR, FXD, FILM, 20.5kΩ, 1%, 1/8W	705-1058-000		U45	INTEGRATED CKT, MC14018 BCP	351-8159-210					
R44	RESISTOR, FXD, CMPSN, 560Ω, 10%, 1/4W	745-0740-000		U46	INTEGRATED CKT, F4049BPC	351-8159-180					
R45-R46	RESISTOR, FXD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0821-000		U47	INTEGRATED CKT, F4013BPC	351-8159-110					
R49-R57	RESISTOR, FXD, CMPSN, 10kΩ, 10%, 1/4W	745-0785-000		U48	MOS, ANLG MXR, F4052PC	351-8227-020					
R58	RESISTOR, FXD, CMPSN, 10MΩ, 10%, 1/4W	745-0893-000		U49	INTEGRATED CKT, F4027BPC	351-8159-180					
R59	RESISTOR, FXD, CMPSN, 10kΩ, 10%, 1/4W	745-0785-000		U50	INTEGRATED CKT, MC14011CP	351-8159-110					
R60	RESISTOR, FXD, CMPSN, 4.7kΩ, 10%, 1/4W (A1) (A2)	745-0773-000		U51	INTEGRATED CKT, F4013BPC	351-8159-040					
R61	RESISTOR, FXD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0821-000		U52	INTEGRATED CKT, MC14011CP	351-8159-210					
R62-R65	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000		VR1	SEMICOND DEVICE, 1N746A	353-2938-000					
R66	RESISTOR, FXD, CMPSN, 10kΩ, 10%, 1/4W	745-0785-000		VR2	SEMICOND DEVICE, 1N750A	353-2708-000					
R67-R77	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000		VR3	SEMICOND DEVICE, 1N746A	353-2938-000					
R78	RESISTOR, FXD, CMPSN, 2.2kΩ, 10%, 1/4W	745-0761-000		VR4, VR5	SEMICOND DEVICE, 1N752A	353-2712-000					
R79	RESISTOR, FXD, CMPSN, 4.7kΩ, 10%, 1/4W	745-0773-000		Y1	XTAL UNIT, Q173, 3.6864 MHz	289-7120-060					

Serial Interface, Schematic Diagram
Figure 24 (Sheet 2)



*Serial Interface, Schematic Diagram
Figure 24 (Sheet 3)*



NOTES:

- ① UNLESS OTHERWISE SPECIFIED RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS. INDUCTANCE VALUES ARE IN MILLIHENRIES AND DIODES ARE TYPE IN4454.
- ② PARTIAL REFERENCE DESIGNATIONS ARE SHOWN. FOR COMPLETE DESIGNATION PREFIX WITH UNIT AND/OR ASSEMBLY DESIGNATION.
- ③ FOR FSK OPTION, JUMPERS LABELED "F" (QTY 7) ARE INSTALLED. FOR RS-232C OPTION, JUMPERS LABELED R (QTY 7) ARE INSTALLED.

"E" STAPPED FOR EVEN PARITY, "O" STRAPPED FOR ODD PARITY.

NEITHER STRAPPED FOR NO PARITY, "MIL" STRAPPED FOR
MIL-STD-188C DATA LOGIC LEVELS, NOT STRAPPED WHEN USING
PCV DATA OPTION OR BS-232-C DATA LOGIC LEVELS.

FSK DATA OPTION, OR NO LOG & DATA LOGGING
CING LABELLED "IV" USED FOR TEST PURPOSE ONLY - JUMPER

PINS LABELED "Y" USED FOR TEST PURPOSES ONLY - 3000121A
FOR NORMAL OPERATION

7 PINS LABELED "A" JUMPED TO ENABLE ADDRESS RECOGNITION.
PINS LABELED "S" ARE USED TO HOLD SPARE JUMPERS.

RAID RATE SELECT.

