



**Rockwell  
International**

**theory**

# 851S-1 Receiver

Collins Defense Communications

523-0769214-002218

2nd Edition, 1 March 1981

Printed in USA

## table of contents

<i>Paragraph</i>	<i>Page</i>
<b>1. General</b> .....	<b>1</b>
<b>2. Functional Theory</b> .....	<b>1</b>
2.1 Receive Function .....	1
2.2 Mode and Operating Controls .....	2
2.2.1 Mode and Bandwidth .....	2
2.2.2 Audio .....	17
2.2.3 IF/RF Gain Control .....	21
2.2.4 Frequency Control .....	22
2.2.5 VBFO Control .....	23
2.2A Preset Control .....	23
2.3 Remote Control Operation (Remote Control Only) .....	41
2.3.1 General .....	41
2.3.2 Receiver Serial Control Operation .....	45
2.4 Frequency Synthesizer .....	46
2.4.1 General .....	46
2.4.2 Synthesizer Reference .....	46
2.4.3 Synthesizer End Decade .....	46
2.4.4 Synthesizer Decades .....	46
2.4.5 Synthesizer Output .....	47
2.5 Monitor Functions .....	67
2.5.1 Fault and Status Indicators .....	67
2.5.2 Mode Indicators .....	67
2.5.3 BANDWIDTH Indicators .....	68
2.5.4 FREQUENCY KHZ and VBFO OFFSET HZ Displays .....	68
2.5.5 Metering .....	68
2.6 Power Distribution .....	75

**NOTICE:** This section replaces first edition dated 1 January 1979.

## List of Effective Pages

\*The asterisk indicates pages changed, added, or deleted by the current change.

Page No	Issue	Page No	Issue
Title	1 Mar 81	41 thru 45	1 Mar 81
List of Effective Pages	1 Mar 81	46 Blank	1 Mar 81
1 thru 3	1 Mar 81	47	1 Mar 81
4 Blank	1 Mar 81	48 Blank	1 Mar 81
5	1 Mar 81	49	1 Mar 81
6 Blank	1 Mar 81	50 Blank	1 Mar 81
7	1 Mar 81	51	1 Mar 81
8 Blank	1 Mar 81	52 Blank	1 Mar 81
9	1 Mar 81	53	1 Mar 81
10 Blank	1 Mar 81	54 Blank	1 Mar 81
11	1 Mar 81	55	1 Mar 81
12 Blank	1 Mar 81	56 Blank	1 Mar 81
13	1 Mar 81	57	1 Mar 81
14 Blank	1 Mar 81	58 Blank	1 Mar 81
15	1 Mar 81	59	1 Mar 81
16 Blank	1 Mar 81	60 Blank	1 Mar 81
17 thru 19	1 Mar 81	61	1 Mar 81
20 Blank	1 Mar 81	62 Blank	1 Mar 81
21 thru 23	1 Mar 81	63	1 Mar 81
24 Blank	1 Mar 81	64 Blank	1 Mar 81
25	1 Mar 81	65	1 Mar 81
26 Blank	1 Mar 81	66 Blank	1 Mar 81
27	1 Mar 81	67 thru 71	1 Mar 81
28 Blank	1 Mar 81	72 Blank	1 Mar 81
29	1 Mar 81	73	1 Mar 81
30 Blank	1 Mar 81	74 Blank	1 Mar 81
31	1 Mar 81	75	1 Mar 81
32 Blank	1 Mar 81	76 Blank	1 Mar 81
33	1 Mar 81	77	1 Mar 81
34 Blank	1 Mar 81	78 Blank	1 Mar 81
35	1 Mar 81	79	1 Mar 81
36 Blank	1 Mar 81	80 Blank	1 Mar 81
37	1 Mar 81	81	1 Mar 81
38 Blank	1 Mar 81	82 Blank	1 Mar 81
39	1 Mar 81	83	1 Mar 81
40 Blank	1 Mar 81	84 Blank	1 Mar 81

## Record of Changes

[illegible]

## 1. GENERAL

This section provides functional theory of the 851S-1 Receiver to the circuit card/module level. Theory for individual circuit cards/modules is presented in the applicable circuit card/module section of this instruction book.

The 851S-1 controls and monitors are located on the front panel (refer to figure 1). The local control only 851S-1 does not have a parallel input A11, parallel output A12, serial interface A13. Note also that in the local control only 851S-1 the CONT switch must be kept in the LCL position. The remote controlled 851S-1 is locally or remotely controlled depending on the setting of the CONT switch. When the CONT switch is in the REM position, the 851S-1 is controlled by the HF-8095 Receiver Control, a processor, or other compatible control through REMOTE connector J14 on the rear panel of the 851S-1.

## 2. FUNCTIONAL THEORY

The 851S-1 frequency is controlled using the DIAL switch and the TUNING knob on the front panel. Rotation of the TUNING knob generates two square-wave pulse trains, clock A (count) and clock B (up/down), whose frequency is proportional to the rotational velocity and whose phase relationship is dependent upon rotational direction (clockwise or counterclockwise) of the TUNING knob. These pulse trains are applied to count/store assembly A2A4 where the pulse frequency (TUNING knob rate) is converted to a 5-bit binary count value representative of the tuning rate, and the phase relationship between the two pulse trains is decoded to provide a logic level signal (up/down) representative of the direction of rotation of the TUNING knob. The 5-bit binary count value and up/down signals are then applied to control A10, where the count value is converted to a clock frequency by a rate decoding PROM and used to clock a bcd up/down counter, whose outputs are applied to the frequency synthesizer (A15 thru A22) and are used to establish the frequency of the vfo output (109.35 to 79.35001 MHz) from the synthesizer. The outputs of the bcd up/down counter on control A10 are also decoded to provide bandswitching output signals for rf translator A9.

The 851S-1 is operating mode controlled directly from the front panel. Mode signals from the front panel are applied directly to receive audio A6, channel A if A8, and in the case of ISB mode to channel B if A7. This controls all mode switching. Placing the MODE switch in SSB/CW or AM position enables the BANDWIDTH switch and allows for an if filter to be selected. The filters selected are 16 kHz in the 16 position, USB in the USB position, LSB in the LSB position; and optional filters are selected in positions A, B, C, D, and E. When the MODE switch is in the ISB position, the USB and LSB filters are selected and the BANDWIDTH switch is disabled.

The 851S-1 receives rf signals at the RCV ANT jack. These signals are supplied to rf translator A9 where they are mixed with the vfo injection signal and a fixed 118.8-MHz injection signal to supply a 9.45-MHz receive if signal to channel A if A8. In the if cards, the signal is mixed with a fixed 9.9-MHz injection signal to produce a final if of 450 kHz. This signal is filtered and detected and the resulting audio signal is supplied to receive audio A6. The receive audio is amplified and supplied to the speaker, phones, and receive audio line outputs. In the ISB mode the LSB signal is supplied to the channel B if A7, which provides separate filtering, amplification, and detection of the LSB signal. The detected LSB audio signal is supplied to the channel B audio amplifier on receive audio A6 and provides separate phones, receive audio line outputs, and a separate audio input to the speaker amplifier.

### 2.1 Receive Function (Refer to figure 2.)

The receive signals, 250 kHz to 29.999999 MHz, are supplied from an antenna to the rear panel RCV ANT jack. These rf signals are supplied to rf translator A9, through the receive overload circuit, input filter, and peak limiter to the receive rf broadband bandpass filters or receive rf half-octave bandpass filters. The bands and associated selected frequencies are listed below.

#### Broadband bandpass filters

- |        |                      |
|--------|----------------------|
| Band 1 | 0 to 539 kHz         |
| 2      | 540 kHz to 1.599 MHz |
| 3      | 1.600 to 29.999 MHz  |

Half-octave bandpass filters

Band 1	0 to 559 kHz
2	560 kHz to 1.599 MHz
3	1.600 to 1.999 MHz
4	2.000 to 2.999 MHz
5	3.000 to 3.999 MHz
6	4.000 to 5.999 MHz
7	6.000 to 7.999 MHz
8	8.000 to 11.999 MHz
9	12.000 to 15.999 MHz
10	16.000 to 23.999 MHz
11	24.000 to 29.999 MHz

From the selected bandpass filter, the received rf signal is mixed with a 109.35000- to 79.35001-MHz variable injection signal to produce a 109.35-MHz if signal. This if is filtered by a crystal filter and mixed with a 118.8-MHz fixed injection signal to produce a 9.45-MHz receive if output from rf translator A9.

The 9.45-MHz receive if is supplied to channel A if A8 where it is mixed with a 9.9-MHz fixed injection frequency to supply a 450-kHz if through the selected if filter to the audio detectors and AGC output amplifiers. The 16-kHz and USB if filters are on channel A if A8. The LSB (ISB) if filter and ISB switching are located on channel B if A7. An optional filter A8A2 is used to provide additional selection of if filters. Spaces for optional bandwidth filters (called A, B, C, D, and E) are available on filter A8A2. If filters A, B, C, D, and E are determined by the requirements of the user.

The channel A 450-kHz if output is supplied to the AM envelope detector and the channel A SSB product detector. The AM af output at J6-8 is supplied to receive audio A6 at J4-35. The channel A SSB af output at J6-34 is supplied to receive audio A6 at J4-34. This channel A (AM or SSB) receive audio is supplied through audio amplifiers as channel A line audio at J4-30, -31, and -32, to TB1-1, -2, and -3; as phones audio at J4-12, to J12-40, to P3-40 and PHONES jack J2; and as speaker audio at J4-9, to J12-13, to P3-13, through SPKR switch and AF GAIN control to P3-30, to J12-30, to J4-45, through speaker amplifier to J4-19, and P12-1 to speaker LS1.

The channel B 450-kHz if output is supplied to the channel B SSB product detector (ISB mode only). The channel B SSB af output at J5-34 is supplied to receive audio A6 at J4-50. This channel B receive audio is supplied through audio amplifiers as channel B line audio at J4-26, -54, and -55 to TB1-4, -5, and -6; as phones audio at J4-12, to J12-40, to P3-40 and

PHONES jack J2; and as speaker audio at J4-21, to J12-15, to P3-15 through SPKR switch and AF GAIN control to P3-30, to J12-30, to J4-45, through speaker amplifier to J4-19, and P12-1 to speaker LS1.

**2.2 Mode and Operating Controls**

The mode and operating controls consist of the front panel switches and an external remote control device, if used. The 851S-1 has a frequency control, speaker control, squelch control, AGC control, local/remote control, af gain control, phones with level adjust, rf gain control, bandwidth control, mode control, and a power switch. The remote controlled 851S-1 can use an external remote control device such as the HF-8095 Receiver Control.

**2.2.1 Mode and Bandwidth (Refer to figure 3.)**


Note that figure 3 covers any optional configuration of the 851S-1 Receiver. However, this discussion is based on the following configured receiver:


- a. A 3-position MODE switch: SSB/CW, AM, and ISB.
- b. No automatic USB/LSB bandwidth selection (no strapping diodes.).
- c. An 8-position BANDWIDTH switch.
- d. Filter A8A2 installed with filters A, B, C, D, and E.
- e. Channel B if A7 installed.
- f. Strapped at A8P1-46 for FL8.
- g. Not strapped at A8P1-15.
- h. Not strapped for AM at A8P1-35 between NAND and NOR gate.

When the MODE switch is set to the SSB/CW (USB) mode, an SSB enable signal (+5 V dc) is supplied at P4-6, to P6-14, to J4-36, and enables the SSB audio switch in receive audio A6. The SSB enable signal is also supplied to the BANDWIDTH switch, and the appropriate bandwidth for the desired operation must be selected.

With the BANDWIDTH switch in the 16 position, a 16 (FL8) signal (+5 V dc) is supplied at P3-17, to J12-17, to J6-46, and enables the 16-kHz pad in channel A if A8.


With the BANDWIDTH switch in the A position, an A (FL3) signal (+5 V dc) is supplied at P3-19, to J12-19, to J6-15, to A8A2P10-4, and enables the A filter (optional bandwidth) on filter A8A2.






TPA-0683-014

851S-1 Receiver, Block Diagram  
Figure 1




STANDARD BANDPASS FILTERING:  
637-1767-001 - NARROW BAND 109.35 MHz FILTER ( $\pm 7.50$  kHz AT 3 dB POINT)  
637-1767-002 - BROADBAND 109.35 MHz FILTER ( $\pm 6.10$  kHz AT 0.5 dB POINT)




5 FILTERING:  
 NARROW BAND 109.35 MHz FILTER ( $\pm 7.50$  kHz AT 3 dB POINTS).  
 BROADBAND 109.35 MHz FILTER ( $\pm 6.10$  kHz AT 0.5 dB POINTS).


TP5-2242-054


Receive Function, Block Diagram  
 Figure 2 (Sheet 1 of 5)





Receive Function, Block Diagram  
Figure 2 (Sheet 2)







TP5-2242-054


Receive Function, Block Diagram  
Figure 2 (Sheet 3)

# P/O MOUNTING BOARD A2A2

## P/O MAIN SIDEBORD P/O RECEIVE AUDIO A6









TP5-2242-Q54


Receive Function, Block Diagram  
Figure 2 (Sheet 4)

# RF TRANSLATOR A9 637-3757-001




RF TRANSLATOR A9  
637-3757-001












TP5-2242-054

Receiver Function, Block Diagram  
Figure 2 (Sheet 5)





- NOTES:
- ① REFER TO RECEIVE FUNCTION FOR RECEIVE IF
  - ② DIODES FOR CW STRAPPED AS REQUIRED FOR AP
  - ③ DIODES STRAPPED FOR AUTOMATIC BANDWIDTH S



REFER TO RECEIVE FUNCTION FOR RECEIVE IF AND RECEIVE AF LINES.

DIODES FOR CW STRAPPED AS REQUIRED FOR APPROPRIATE CW OPERATION.

DIODES STRAPPED FOR AUTOMATIC BANDWIDTH SELECTION IN LSB/USB MODES IF DESIRED.

TP5-2241-015

Mode and Bandwidth, Block Diagram  
Figure 3

With the BANDWIDTH switch in the B position, a B (FL4) signal (+5 V dc) is supplied at P3-20, to J12-20, to J6-43, to A8A2P8-2, and enables B filter (optional bandwidth) on filter A8A2.

With the BANDWIDTH switch in the USB position, a USB (FL1) signal (+5 V dc) is supplied at P3-23, to J12-33, to J6-14, and enables USB filter in channel A if A8.

With the BANDWIDTH switch in the LSB position, an LSB (FL2) signal (+5 V dc) is supplied at P3-24, to J12-24, to J5-42, and enables LSB filter and channel A receive if switch in channel B if A7.

With the BANDWIDTH switch in the C position, a C (FL5) signal (+5 V dc) is supplied at P3-22, to J12-23, to J6-16, to A8A2P8-3, and enables the C filter (optional bandwidth) on filter A8A2.

With the BANDWIDTH switch in the D position, a D (FL6) signal (+5 V dc) is supplied at P3-21, to J12-21, to J6-45, to A8A2P8-5, and enables the D filter (optional bandwidth) on filter A8A2.

With the BANDWIDTH switch in the E position, an E (FL7) signal (+5 V dc) is supplied at P3-18, to J12-18, to J6-17, to A8A2P8-4, and enables the E filter (optional bandwidth) on filter A8A2.

When the MODE switch is set to the AM mode, an AM enable signal (+5 V dc) is supplied at P4-7, to P6-15, to J6-35, to J4-27, and enables the AM audio switch in receive audio A6.

When the MODE switch is set to the ISB mode, an ISB enable signal (+5 V dc) and an SSB enable signal (+5 V dc) are supplied. The ISB enable signal is supplied at P4-10, to P6-18, to J4-44, and enables the ISB audio switch (channel B receive af) in receive audio A6. The SSB enable signal is supplied at P4-6, to P6-14, to J4-36, and enables the SSB audio switch (channel A receive af) in receive audio A6. The ISB enable signal is also supplied to J6-44 and enables the USB filter in channel A if A8 and is supplied to J5-44 and enables the LSB filter and channel B if switch in channel B is A7.

Figure 4 shows a simplified diagram of the mode and bandwidth selection described in the foregoing paragraphs.

When an external controlling device is used, the same mode and bandwidth operations apply, except the control signals are supplied as serial data to serial interface A13 and converted from serial data to parallel data in parallel output A12. The outputs of parallel output A12 are supplied to the internal control circuits of the receiver.


## 2.2.2 Audio (Refer to figure 5.)

The 851S-1 audio can be monitored at the PHONES jack, at the internal speaker, at an external speaker, or through an external line audio circuit from TB1.


Phones audio is supplied by the headphone audio amplifier in receive audio A6. PHONES switch A2A2S3 selects channel A or channel B audio. If channel A is selected (PHONES switch in CH A position), a logic 1 signal is supplied through P3-31, J12-31, and J4-14 to the channel A phones switch in receive audio A6. Receive audio is supplied through the channel A phones switch, the phones audio amplifier, J4-12, J12-40, P3-40, and PHONES switch A2A2S3 to PHONES jack J2. If channel B is selected (PHONES switch in CH B position), a logic 1 signal is supplied through P3-32, J12-32, and J4-15 to the channel B phones switch in receive audio A6. Receive audio is supplied through the channel B phones switch, the phones audio amplifier, J4-12, J12-40, P3-40, and PHONES switch A2A2S3 to PHONES jack J2. Phones audio level is adjusted using the phones level adjust located in the center of the PHONES switch.

Speaker audio is supplied by the line audio amplifiers in receive audio A6. SPKR switch A2A2S10 selects channel A, channel B, or both channel A and channel B audio. If channel A is selected (SPKR switch in CH A position), channel A receive audio is supplied through J4-9, J12-13, P3-13, A2A2S10, A2A2R10, P3-30, J12-30, J4-45, through mute switch and speaker amplifier in receive audio A6. The speaker amplifier output is supplied through J4-19 to TB3-1, and speaker amplifier common is supplied through J4-17 to TB3-2. If channel B is selected (SPKR switch in CH B position), channel B receive audio is supplied through J4-21, J12-15, P3-15, A2A2S10, A2A2R10, P3-30, J12-30, J4-45, through mute switch and speaker amplifier in receive audio A6. The speaker amplifier output is supplied through J4-19 to TB3-1, and speaker amplifier common is supplied through J4-17 to TB3-2. If channel A and channel B are selected (SPKR switch in BOTH position), channel A and channel B receive audio are supplied, as described above. For internal speaker, TB3-1 is jumpered to TB3-3 and speaker audio is supplied from TB3-3 through P12-1 to loudspeaker LS1, common from TB3-2 through P12-2 to loudspeaker LS1. For external speaker, TB3-1 is connected directly to external speaker (jumper between TB3-1 and TB3-3 is removed) and speaker audio is supplied from TB3-1 to external loudspeaker, common from TB3-2 is connected directly to external loudspeaker common from TB3-2 is connected directly to external loudspeaker common. Speaker audio is volume controlled by AF GAIN control A2A2R10A.

SSB/CW MODE AND AM MODE





ISB MODE




TP5-2240-011

Mode and Bandwidth Selection, Simplified Diagram  
Figure 4







TP5-2259-016

Audio Circuits, Block Diagram  
Figure 5

SQUELCH control A2A2R10B-A2A2R10C enables/disables squelch and controls the squelch threshold level. In the full counterclockwise position, a ground squelch disables (squelch enable) signal is supplied through P2-27, J12-27, and J4-36 to the squelch output switch in receive audio A6, disabling squelch control. In any other position of the SQUELCH control, squelch switch A2A2R10C (switch) is open (squelch enable signal applied) and a squelch threshold signal is applied with maximum squelch threshold applied at full clockwise position. Squelch threshold level is controlled by A2A2R10B and supplied through P3-29, J12-29, and J4-47 to the squelch circuits in receive audio A6. Neither remote squelch nor phones squelch is available in the 851S-1.

Line audio is supplied by the line audio amplifiers in receive audio A6. Channel A line audio is supplied through a line audio transformer and J4-30, -31, -32 to TB1-1, -2, -3, respectively, for external use. TB1-1 to TB1-3 is a 600- $\Omega$  balanced output; TB1-2 is the transformer center tap. The channel A line audio output level can be set by adjusting A6R28.

Channel B line audio is supplied through a line audio transformer and J4-26, -54, -55 to TB1-4, -5, -6, respectively, for external use. TB1-4 to TB1-6 is a 600- $\Omega$  balanced output; TB1-5 is the transformer center tap. The channel B line audio output level can be set by adjusting A6R65.

### 2.2.3 IF/Rf Gain Control (Refer to figure 6.)

If/rf gain of the 851S-1 Receiver is controlled by pin diode attenuators located along the signal path in the rf and if amplifiers. The attenuators are controlled by three gain control inputs:

- a. AGC detector
- b. Local (front panel) rf gain control
- c. Remote rf gain control

The if/rf gain control circuits provide an output signal that is proportional to the gain reduction imposed by the gain control circuit. This signal is available on the rear panel of the receiver. This AGC signal line can be used to feed in an external gain control signal, such as when two receivers are cross-coupled for diversity operation.

Each of the channel A and channel B if amplifiers has an independent if AGC circuit so that, in ISB operation, the audio and if output signal levels of each if are independent of the signal levels in the opposite sideband. When the signal level in either if reaches a

level approximately 20 dB above AGC threshold, an rf AGC voltage is fed to rf translator A9 through gating diodes.

The AGC circuit attack time is typically 2 to 5 ms, depending on the change in signal level. Decay times are selectable as 0.1 second (FAST), or 1.0 second (SLOW). A crowbar decay time is available and is 7 to 10 ms, for use when fast frequency hopping is used and the normal AGC decay time is too slow. The crowbar decay time is implemented only while using remote control. When enabled, the crowbar decay circuit is switched on for a period of 10 to 20 ms when a frequency control word is received. During this period of time, the receiver tunes to a new frequency and the AGC control voltage decays to the level of the signal at the new frequency, if it is lower. After the 10- to 20-ms period, the decay time reverts to the normal FAST or SLOW time selected.

When the receiver is using remote control with AGC disabled, if/rf gain is controlled by the remote rf gain input. This control voltage has the same sensitivity as the AGC output voltage (50 mV/dB) and originates in a d/a converter circuit in parallel output A12. The digital input to the d/a converter is a 5-bit binary signal (see remote control word format, table 1) that provides a total gain control range of 93 dB in 3-dB steps.

RF GAIN control A2A2R9 controls attenuation of pin diode attenuators in the if amplifiers and rf translator. The local rf gain output is from the wiper of A2A2R9 and applied through P3-26, J12-26, J6-39, and J5-39 to the channel A and channel B AGC amplifiers on channel A if A8 and channel B if A7. The remote rf gain output is supplied through J10-76, J6-39, and J5-39, and applied to the channel A and channel B AGC amplifiers (in remote controlled 851S-1 only).

AGC switch A2A2S12 controls the AGC decay time in the receiver. In the FAST position, a logic 1 signal is supplied from AGC switch A2A2S12 for channel A through P3-9, J12-9, and J6-32 to the AGC time constant switch in channel A if A8 and for channel B through P3-12, J12-12, and J5-32 to the AGC time constant switch in channel B if A7. In the FAST position, the AGC off signal is open-circuited and appears as a logic 0 signal. In the OFF position, a logic 1 signal is supplied from AGC switch A2A2S12 for channel A through P3-7, J12-7, and J6-4 to the AGC on/off switch in channel A if card A8 and for channel B if A7. In the OFF position, the AGC fast signal is open-circuited and appears as a logic 0 signal. In the SLOW

position, the AGC fast signal and AGC off signal are open-circuited and appear as logic 0 signals. The remote AGC fast signal for channel A is supplied through J10-85 and J6-32 to the AGC time constant switch in the channel A if (in remote controlled 851S-1 only) and for channel B is supplied through J10-20 and J5-32 to the AGC time constant switch in the channel B if (in remote controlled 851S-1 only).

#### 2.2.4 Frequency Control (Refer to figure 7.)\*

The 851S-1 frequency is controlled by parallel bcd frequency inputs to the frequency synthesizer. These parallel bcd inputs are supplied by outputs from control A10 or from A12 (parallel output or preset). During local control from the front panel TUNING knob, during preset control (see paragraph 2.2A for a description of preset control operation) from preset A12, or during remote incremental tuning (see paragraph 2.3 for a description of remote control operation) from a control unit such as the HF-8095, the bcd inputs are supplied by control A10. During preset control the bcd inputs supplied by control A10 are stored in 16 (0-15) selectable channels in the preset A12 card. When selected these presets are then supplied as bcd inputs to the synthesizer. During remote control operation, when a discrete absolute frequency (remote control command word 1) is received from the controlling device (typically a processor), the remote frequency is stored in parallel output A12 which then supplies the bcd inputs to the synthesizer.

An optical tuning switch coupled to the front panel TUNING knob is used to encode TUNING knob direction and angular velocity. The tuning mechanism generates two square-wave pulse trains displaced in phase by 90°, with one train lagging or leading the other, depending upon direction of knob rotation. The pulse trains are generated from the interruption of two light beams by opaque lines screened around the periphery of a plastic disc, thru which the light beams pass. TUNING knob rotational direction is decoded by count/store assembly A2A4 from the phase relationship between clock A and clock B pulse trains, and the pulse frequency (TUNING knob rate) is converted to a 5-bit binary count value representative of the tuning rate. The 5-bit binary count value and the direction (up/down) signals are applied to control A10, where the count value is decoded by a programmable read-only memory (PROM), programmed to provide the desired tuning characteristics. The out-

puts of the PROM control a variable frequency clock generated by a programmable frequency divider and applied to a bcd up/down counter, whose outputs control the receiver synthesizer and receiver frequency display. With this frequency control scheme, any desired characteristic of receiver tuning response versus TUNING knob rotational velocity can be obtained by appropriately programming the PROM. Tuning response in the 851S-1 is approximately linear for slow knob rotation and becomes somewhat exponential as TUNING knob rotation speed is increased.

Incremental remote control tuning of the 851S-1 (such as effected by an HF-8095 control unit) is accomplished in a similar fashion, except that the 5-bit binary count value and up/down direction signals are received in serial form in remote command word 4 (see paragraph 2.3) by serial interface A13, stored in parallel output A12, and applied to control A10 to control the receiver frequency as described above (in remote operation, outputs from the local count/store assembly A2A4 are disabled and outputs from parallel output A12 are enabled).

The receiver DIAL switch is used in conjunction with the TUNING knob to select between COARSE and FINE tuning modes, or to lock to the present frequency by disabling the tuning mechanism in the LOCK position. In the COARSE tuning mode, the bcd up/down frequency counter is clocked from the 10 kHz digit (with the lower order frequency digits remaining unchanged) to permit fast changes over large frequency ranges. In the FINE tune mode, the bcd counter is clocked from the lowest order digit to provide slower tuning across narrower frequency ranges.

Parallel 1-kHz to 20-MHz bcd frequency control lines are also supplied through buffer/drivers in control A10, through J8 and P7 to J46, through rfi filters to preselector connector J16. The parallel bcd inputs supplied at J8 are also band decoded, and band signals are supplied from J8 to J7 and rf translator A9.

Parallel bcd frequency inputs supplied to P11 are supplied through P11 to the appropriate decade on the synthesizer sideboard. 1-Hz bcd inputs are supplied through A23J3 to end decade A16 (1-Hz tuning only). 10-Hz bcd inputs are supplied through A23J4 to 10-Hz decade A17 (1-Hz tuning only) or end decade A17 (10-Hz tuning only). 100-Hz bcd inputs are supplied through A23J5 to 100-Hz decade A18 (1-Hz and 10-Hz tuning) or end decade A18 (100-Hz tuning only). 1-kHz bcd inputs are supplied through A23J6 to 1-kHz decade A19. 10-kHz bcd inputs are supplied through

---

\*A US patent has been applied for covering the circuits and methods used to control the receiver frequency locally or remotely, as described here.

A23J7 to 10-kHz decade A20. 100-kHz bcd inputs are supplied through A23J8 to 100-kHz decade A21. 1-MHz and 10-MHz bcd inputs are supplied through A23J9 to synthesizer output A22.

Refer to paragraph 2.4 for frequency synthesizer operation.

### 2.2.5 VBFO Control (Refer to figure 7.)\*

The vbfo offset frequency is controlled in a manner similar to that described for the receiver frequency control in paragraph 2.2.4. The vbfo offset frequency is controlled by a 3-digit bcd up/down counter and associated sign bit on vbfo A4. During local control from the front panel TUNING knob, or during remote incremental tuning of the vbfo offset frequency from a remote control unit such as the HF-8095, the 3-digit bcd up/down counter on vbfo A4 supplies the bcd control of the vbfo synthesizer on A4. During remote control operation, when a discrete absolute vbfo offset frequency (remote control command word 3) is received from the controlling device (typically a processor), the remote bcd offset frequency and sign bit are stored in parallel output A12, which then supplies the sign and bcd digits to vbfo A4 to control the vbfo synthesizer.

Many of the same circuits used to control the receiver rf tuning as described in paragraph 2.2.4 are also used to control the tuning of the vbfo offset frequency. When the front panel bfo switch is placed in the TUNE position, the TUNING knob may be used to control the vbfo offset frequency. Output pulses from the optical tuning switch are again applied to count/store assembly A2A4 where knob direction is decoded and tuning rate is encoded into a 5-bit binary count value. The tuning direction (up/down) and tuning rate (5-bit count) outputs from A2A4 are applied to control A10 where the 5-bit count value is again converted to clock frequency by the tuning rate decoder PROM and programmable frequency divider on A10. At this point, however, the clock pulses are not applied to the bcd up/down counter on A10 but are routed and applied to the bcd up/down counter located on vbfo A4. Here the pulses are used to clock the vbfo bcd up/down counter whose outputs control the vbfo synthesizer on A4.

Remote incremental tuning of the vbfo (such as effected by an HF-8095 control unit) is accomplished in a similar fashion, except that the 5-bit binary count

value and up/down direction signals are received in serial form in remote command word 4 (see paragraph 2.3) by serial interface A13, stored in parallel output A12, and applied to control A10 to control the vbfo offset frequency as described above for local tuning. In remote operation, outputs from the local count/store assembly A2A4 are disabled and outputs from parallel output A12 are enabled.

When tuning the vbfo, the FINE and COARSE positions of the DIAL switch have no effect on vbfo tuning. The LOCK position of the switch may be used, however, to disable the tuning mechanism.


The vbfo offset frequency is controlled by the BFO switch, DIAL switch, and TUNING knob on the front panel. The vbfo offset is summed with the 450-kHz base if frequency in the channel A if line. When the DIAL switch is in COARSE or FINE position and the BFO switch is in the TUNE position, varying the TUNING knob will vary the VBFO OFFSET HZ. The direction the TUNING knob is turned determines the direction of the offset frequency (that is, ccw = negative, cw = positive). If the sign is + (plus), the vbfo offset is added to the 450-kHz if; for example: +9990-Hz vbfo offset equals (450 kHz plus 9990 Hz or) 459.990-kHz if frequency. Likewise, if the sign is - (minus), the vbfo offset is subtracted from the 450-kHz if; for example: -9990-Hz vbfo offset equals (450 kHz minus 9990 Hz or) 440.010-kHz if frequency. When the desired bfo offset is reached, setting the BFO switch to HOLD will hold the bfo frequency at the indicated offset.


### 2.2A Preset Control (Refer to figure 7A.)

The 851S-1 Receiver is adaptable to preset control using a preset A12 card. Note that when an 851S-1 Receiver is adapted for preset operation it cannot be adapted for remote control. If a remote control receiver is used, the preset function can be implemented in the remote control.

When preset control is enabled, up to 16 channels of preset information can be stored and/or used. With front panel CONT switch in PSET position preset operation is enabled, a logic 1 is applied to preset enable input through A2A2J1-22, A2A4J1-22, P4-22, P6-30, and J10-80 to preset A12. With the PRESET switch in the OPER position (and preset enabled), the information stored in the channel selected by the PRESET-CHANNEL selector is used to set frequency, mode, and filter enable. After a channel is selected, the receiver front panel controls have direct control until the PRESET-CHANNEL selector is changed. If a frequency, mode, or filter selection other than what is selected by the preset channel, that

\*A US patent has been applied for covering the circuits and methods used to control the receiver frequency locally or remotely, as described here.





CHAN B AG

CHAN B AG

RMT FREQ


CROWBAR E

RMT RF GA

CHAN A AG

CHAN A AG

LOCAL ENB



LOCAL ENB

CHAN B IF

CHAN B AG

CHAN B AG


CROWBAR E

CHAN A IF

CHAN A AG


CHAN A AG

RF AGC



TPA-0684-015


IF/RF Gain Control, Block Diagram  
Figure 6



NOTE:

①

DIAGRAM SHOWN FOR 10 Hz TUNING.  
A16 IS NOT USED AND SYNTH END  
DECADE IS A17. FOR 100 Hz TUNING  
A16 AND A17 ARE NOT USED AND  
SYNTH END DECADE IS A18.



NOTE:

①

DIAGRAM SHOWN FOR 10 Hz TUNING.  
 A16 IS NOT USED AND SYNTH END  
 DECADE IS A17. FOR 100 Hz TUNING  
 A16 AND A17 ARE NOT USED AND  
 SYNTH END DECADE IS A18.

TPA-0758-044

Frequency Control, Block Diagram  
 Figure 7 (Sheet 1 of 4)

# CONTROL AIO

F UP/DOWN  
A RATE (1)  
B RATE (2)  
C RATE (4)  
D RATE (8)  
E RATE (16)  
K FINE TUNE

P/O J8  
P/O P1

27  
30  
95  
29  
28  
92  
14

RATE-TO-FREQ BCD

FREQ STORAGE REGISTER

BCD DRIVERS

BAND INFORMATION CIRCUIT

VBFO CONTROL

M VBFO TUNE  
H CLK INHIBIT  
WD4 STROBE

82  
84  
70

P/O J8  
P/O P1

109 20 MHz  
44 10 MHz  
108 8 MHz  
43 4 MHz  
107 2 MHz  
42 1 MHz  
106 800 kHz  
41 400 kHz  
105 200 kHz  
40 100 kHz  
104 80 kHz  
39 40 kHz  
103 20 kHz  
38 10 kHz  
102 8 kHz  
37 4 kHz  
101 2 kHz  
36 1 kHz


129  
64  
128  
63  
127  
62  
126  
61  
125  
60  
124  
59  
123  
58  
122  
57  
121  
56  
120  
55  
119  
54  
118  
53  
117  
52  
116  
51  
115  
50

RESERV

STD BANDP  
BAND 1 (0.0  
BAND 2 (0.5  
BAND 3 (1.6

18  
19  
20  
22  
87  
23  
88  
24  
89  
25  
90

85  
69  
68



TPA-0758-044

Frequency Control, Block Diagram  
Figure 7 (Sheet 2)

# PARALLEL OUTPUT A12

TO REMOTE  
CONTROL  
CIRCUITS

P/O  
P1

P/O  
J10

129	20 MHz	P
64	10 MHz	Q
128	8 MHz	R
63	4 MHz	S
127	2 MHz	T
62	1 MHz	U
126	800 kHz	V
61	400 kHz	W
125	200 kHz	X
60	100 kHz	Y
124	80 kHz	Z
59	40 kHz	AA
123	20 kHz	AB
58	10 kHz	AC
122	8 kHz	AD
57	4 kHz	AE
121	2 kHz	AF
56	1 kHz	AG
120	800 Hz	AH
55	400 Hz	AI
119	200 Hz	AJ
54	100 Hz	AK
118	80 Hz	AL
53	40 Hz	AM
117	20 Hz	AN
52	10 Hz	AO
116	RESERVED	
51		
115		
50	RATE (1)	A
30	RATE (2)	B
95	RATE (4)	C
29	RATE (8)	D
28	RATE (16)	E
92	UP/DOWN	F
27	VBFO 8 kHz	BH
48	VBFO 4 kHz	BI
113	VBFO 2 kHz	BJ
47	VBFO 1 kHz	BK
112	VBFO 800 Hz	BL
46	VBFO 400 Hz	BM
111	VBFO 200 Hz	BN
110	VBFO 100 Hz	BO
44	VBFO 80 Hz	BP
109	VBFO 40 Hz	BQ
43	VBFO 20 Hz	BR
108	VBFO 10 Hz	BS
42	VBFO ENBL	BT
41	VBFO SIGN	BU
107	VBFO LOAD	BV
38		


## STD BANDPASS

## HALF-OCTAVE

AT	BAND 1 (0.00-0.53 MHz)	BAND 1 (0.00-0.55 MHz)	31
AU	BAND 2 (0.54-1.59 MHz)	BAND 2 (0.56-1.59 MHz)	32
AV	BAND 3 (1.60-29.99 MHz)	BAND 3 (1.60-1.99 MHz)	33
AW	NA	BAND 4 (2.00-2.99 MHz)	34
AX	NA	BAND 5 (3.00-3.99 MHz)	5
AY	NA	BAND 6 (4-5 MHz)	7
AZ	NA	BAND 7 (6-7 MHz)	35
BA	NA	BAND 8 (8-11 MHz)	8
BB	NA	BAND 9 (12-15 MHz)	36
BC	NA	BAND 10 (16-23 MHz)	9
BD	NA	BAND 11 (24-29 MHz)	38


P/O  
P1


BH	VBFO 8 kHz	54
BI	VBFO 4 kHz	26
BJ	VBFO 2 kHz	53
BK	VBFO 1 kHz	25
BL	VBFO 800 Hz	52
BM	VBFO 400 Hz	24
BN	VBFO 200 Hz	22
BO	VBFO 100 Hz	49
BP	VBFO 80 Hz	21
BQ	VBFO 40 Hz	48
BR	VBFO 20 Hz	20
BS	VBFO 10 Hz	47
BU	VBFO SIGN	19
BW	VBFO DISPLAY ENBL	55
BX	450 kHz ENBL	51
N	VBFO ENBL	46
BY	RF XMT	41
BE	VBFO CLOCK	5
M	VBFO TUNE	3
F	UP/DOWN	13
BV	VBFO LOAD	18
I	LCL ENBL	5C
L	VBFO PAR ENBL	32
H	CLK INHIBIT	30



TPA-0758-044


Frequency Control, Block Diagram  
Figure 7 (Sheet 3)





Frequency Control, Block Diagram  
Figure 7 (Sheet 4)


# SWITCH MOUNTING BOARD A2A2




NOTE :

① PIN NUMBERS DUPLICATED TO SIMPLIFY ILLUSTRATION.

## CHANNEL SELECT ASSEMBLY





Preset Control, Block Diagram  
Figure 7A (Sheet 1 of 3)

# P/O MAIN SIDEBOARD

## PRESET A12

P/O  
J10

129	20 MHz	AC
64	10 MHz	AD
128	8 MHz	AE
63	4 MHz	AF
127	2 MHz	AG
62	1 MHz	AH
126	800 kHz	AI
61	400 kHz	AJ
125	200 kHz	AK
60	100 kHz	AL
124	80 kHz	AM
59	40 kHz	AN
123	20 kHz	AO
58	10 kHz	AP
122	8 kHz	AQ
57	4 kHz	AR
121	2 kHz	AS
56	1 kHz	AT
120	800 Hz	AU
55	400 Hz	AV
119	200 Hz	AW
54	100 Hz	AX
118	80 Hz	AY
53	40 Hz	AZ
117	20 Hz	BA
52	10 Hz	BB
116	RESERVED	
51		
115		
50		
100	16	Q
99	E	R
35	D	U
34	C	V
98	B	T
33	A	S
97	LSB	X
32	USB	W
73	(RSVD-FM)	N
8	AM	M
72	SSB	L
9	(RSVD-CW)	O
74	ISB	P
37	AGC CROWBAR ENBL	BC
21	RMT FREQ CHG	BD
16	LCL ENBL	H
49	PRL FREQ ENBL	BE
23	NMIF	NOT USED

P/O J8


F	UP/DOWN	27
A	RATE (1)	30
B	RATE (2)	95
C	RATE (3)	29
D	RATE (8)	28
E	RATE (16)	92
K	FINE TUNE	14
BD	RMT FREQ CHG	21
BE	PRL FREQ ENBL	113


J4

N	(RSVD-FM)	10
M	AM	37
L	SSB	36
O	(RSVD-CW)	39
P	ISB	44

J5


P	ISB	44
X	LSB	42
BC	AGC CROWBAR ENBL	37
BD	RMT FREQ CHG	33





Preset Control, Block Diagram  
Figure 7A (Sheet 2)





Preset Control, Block Diagram  
Figure 7A (Sheet 3)

information will be stored on the selected channel only if the PRESET switch is pressed to STORE. When PRESET switch is pressed to STORE, a logic 1 is applied to local frequency enable input through A2A2J1-21, A2A4J1-21, P4-21, P6-29, and J10-15 to preset A12. The preset control is adaptable to a 100 ms to 5 s per channel scan rate when used with an appropriate scanner option. The scan enable (logic 1) is applied to J10-89 and enables scan circuits. With the scan circuits enabled, a scan start (logic 1) at J10-88 initiates the start of the scan cycle. Starting at the addressed channel the scanner will count down to 0 where it receives a counter overrun. When the overrun is received, a preset enable pulse is generated causing the scanner to restart scanning at preset channel selected.

### **2.3 Remote Control Operation (Remote Control Only)**

The HF-8095 Receiver Control unit is designed as a companion to the remote controlled 851S-1 Receiver. This control unit provides all the functions required to remotely control and monitor the operation of the receiver. The control unit generates the serial data required to control the receiver, and accepts serial monitor data from the receiver for display of the current operating status. When remote processor control of the receiver is desired, the processor must generate the serial data characters required to control the receiver and interpret the monitor data from the receiver. In processor control applications, the receiver control interface requirements are similar to a serial data terminal in operation, with formatted messages from the processor controlling operation of the receiver and messages from the receiver to the processor reporting operating status of the receiver. An RS-232C serial, asynchronous, input/output interface capability is required in the processor for remote control of the receiver.

The following paragraphs describe the characteristics applicable to remote control of the receiver and the operation of the remote control circuits in the receiver.

#### **2.3.1 General**

Two methods of serial data signaling are available in the remote controlled 851S-1 receiver. Each method is strap selectable on the serial interface card. The two methods are frequency shift keyed audio tones (FSK) and RS-232C data logic levels. In conjunction with selection of the RS-232C signaling, strapping is available to invert the polarity of the RS-232C data for compatibility with the logic polarity and voltage levels defined in MIL-STD-188C.

When the FSK method is selected, only one receiver may be controlled and monitored by a single HF-8091 control unit. When the RS-232C logic level signaling method is selected, up to 16 individually addressable receivers may be controlled and monitored by a single HF-8095 control unit or processor. The RS-232C control can be by direct connection to the control unit or processor, or by transmission over data modems over longer distances.

Two separate sets of data lines are used for serial control of the receiver. One set, called the control bus, is used to receive command data. The other set, called the monitor bus, is used to transmit status information. When using FSK signaling, the control and monitor buses are balanced 600-ohm audio lines. When strapped for RS-232C signaling, the control and monitor buses are unbalanced line to ground. The data transmission rate on the control and monitor buses are strap selectable on the serial interface card. Transmission rates are 75, 150, 300, 600, 1200, 2400, 4800, 9600, and 19,200 bauds. The usable data rates for the FSK signaling method are limited to not more than 600 bauds. Each remote receiver must be strapped for the same data rate and parity as the associated control unit or processor.

Data transmitted and received on the control and monitor buses is serial, asynchronous, and organized in one of two formats, 8-bit character or ASCII. In the 8-bit character format the characters are made up of 11 bits, consisting of one start bit, eight data bits, one parity bit, and one stop bit, in that order. Control data bits are determined by settings of the front panel switches and controls on the control unit, or by program control for processor control applications. Monitor data bits are determined by the current operational status of the remote unit. In the ASCII format, the characters are made up of 9, 10, or 11 bits consisting of one start bit, seven data bits, one parity bit (optional), and one or two (optional) stop bits, in that order. The ASCII characters are then organized into 13 character words. Note that when using ASCII format the remote control must provide direct bcd frequency control signals rather than rate control signals.

Except for those monitor bits that have no corresponding control functions (such as fault bits and performance monitoring bits), the control and monitor words have identical data formats. The formats are summarized in figures 7B, 7C, and 7D and are explained in detail in the operations section of this manual.

(Table 1 deleted.)

WORD	CHAR- ACTER	STOP BIT	PARITY BIT	CHARACTER BIT POSITION								START BIT
				B8	B7	B6	B5	B4	B3	B2	B1	
1	1	1	X	WORD SYNC		SUBADDRESS		ADDRESS				0
	2	1	X	1	1	0	0	A4	A3	A2	A1	0
	3	1	X	CMD/STATUS RQST		FREQ (10 MHz)		FREQ (1 MHz)				0
	4	1	X	FREQ (100 kHz)		FREQ (1 kHz)		FREQ (10 kHz)				0
	5	1	X	FREQ (10 Hz)		FREQ (1 Hz)		FREQ (100 Hz)				0
2	1	1	X	WORD SYNC		SUBADDRESS		ADDRESS				0
	2	1	X	1	1	0	1	A4	A3	A2	A1	0
	3	1	X	CMD/STATUS RQST		RF GAIN CONTROL		FREQ (4)		FREQ (2)		0
	4	1	X	0	VBFO ENABLE	AFC ENABLE	AGC CROWBAR ENABLE	OFF	USB AGC FAST	OFF	LSB AGC FAST	0
	5	1	X	BANDWIDTH FILTER ENABLES								0
3	1	1	X	WORD SYNC		SUBADDRESS		ADDRESS				0
	2	1	X	1	1	1	0	A4	A3	A2	A1	0
	3	1	X	CMD/STATUS RQST		VBFO SIGN		VBFO OFFSET FREQ (1 kHz)				0
	4	1	X	VBFO OFFSET FREQ (100 Hz)		VBFO OFFSET FREQ (10 Hz)		VBFO OFFSET FREQ (10 Hz)				0
	5	1	X	RESERVED								0
4	1	1	X	WORD SYNC		SUBADDRESS		ADDRESS				0
	2	1	X	1	1	1	1	A4	A3	A2	A1	0
	3	1	X	CMD/STATUS RQST		UP/DOWN		TUNING RATE CONTROL				0
	4	1	X	AFC LOCK IND		RESERVED		CHAN A AUDIO MON		CHAN B AUDIO MON		0
	5	1	X	RESERVED		VBFO SYNTH FAULT		PRESEL FAULT		LOCAL CONTROL		0

## NOTES:

① THE COMMAND (C) AND STATUS (S) REQUEST BITS ARE CODED AS FOLLOWS:

B8	B7	SIGNIFICANCE
C	S	
0	0	COMMAND WORD WITH STATUS REQUEST
0	1	COMMAND WORD ONLY-NO STATUS DESIRED
1	0	STATUS REQUEST ONLY (2 CHARACTER SEQUENCE)
1	1	THIS COMBINATION NOT ALLOWED

② RF GAIN CONTROL IS FIVE BITS BINARY CODED, APPROXIMATELY 3-dB GAIN REDUCTION PER STEP (PROCESSOR CONTROL APPLICATIONS) OR FOUR BITS (LEAST SIGNIFICANT BIT SET TO ZERO). APPROXIMATELY 6-dB GAIN REDUCTION PER STEP (CONTROL UNIT APPLICATIONS). ALL "ZERO" CODE INDICATES NO GAIN REDUCTION. PROGRESSING IN BINARY STEPS TO THE ALL "ONES" CODE FOR MAXIMUM GAIN REDUCTION.

③ FILTER BANDWIDTH DESIGNATIONS ARE DEFINED AS FOLLOWS:

FL1 -- USB	FL5 -- C
FL2 -- LSB	FL6 -- D
FL3 -- A	FL7 -- E
FL4 -- B	FL8 -- 16 kHz

④ WORD 4 COMMAND OR STATUS REQUEST IS ONLY TWO CHARACTERS LONG.

⑤ CHARACTERS 3, 4, AND 5 OF MONITOR WORD 4 CONTAIN FAULT AND PERFORMANCE MONITOR BITS FOR WHICH NO CORRESPONDING CONTROL BITS EXIST. THE "DATA ERROR" BIT IS THE LOGICAL SUM OF THE FOLLOWING CONDITIONS:

- RECEIVED CHARACTER PARITY ERROR.
- FRAMING ERROR (NO VALID STOP RECEIVED WITH THE CHARACTER).
- OVERRUN ERROR (PREVIOUS CHARACTER WAS NOT PROCESSED BEFORE THE CURRENT CHARACTER WAS RECEIVED).
- INVALID CHARACTER SEQUENCE.

⑥ 1 = LOGIC 1  
0 = LOGIC 0  
(1) = BIT WEIGHT  
X = FUNCTION OF STRAPPING

TPA-3194-014

8-Bit Control and Monitor Word Format  
Figure 7B

CHARACTER SIGNIFICANCE		ASCII PRINT CHAR'S	FUNCTIONAL BIT CODING			
			WT 8	WT 4	WT 2	WT 1

CR LF A1 A2 SD F1 F2 F3 F4 F5 F6 F7 F8 X		WORD 1 CHARACTER SEQUENCE				
CR	CARRIAGE RETURN	CR	NA	NA	NA	NA
LF	LINE FEED	LF	NA	NA	NA	NA
A1	ADDRESS M.S.D. (BCD)	0-3	0	0	A1 (2)	A1 (1)
A2	ADDRESS L.S.D. (BCD)	0-9	A2 (8)	A2 (4)	A2 (2)	A2 (1)
SD	SEQUENCE DESIGNATOR	0,1,2	NA	NA	NA	NA
F1	FREQUENCY- 10 MHz (BCD)	0,1,2	0	0	10 MHz (2)	10 MHz (1)
F2	FREQUENCY- 1 MHz (BCD)	0-9	1 MHz (8)	1 MHz (4)	1 MHz (2)	1 MHz (1)
F3	FREQUENCY- 100 kHz (BCD)	0-9	100 kHz (8)	100 kHz (4)	100 kHz (2)	100 kHz (1)
F4	FREQUENCY- 10 kHz (BCD)	0-9	10 kHz (8)	10 kHz (4)	10 kHz (2)	10 kHz (1)
F5	FREQUENCY- 1 kHz (BCD)	0-9	1 kHz (8)	1 kHz (4)	1 kHz (2)	1 kHz (1)
F6	FREQUENCY- 100 Hz (BCD)	0-9	100 Hz (8)	100 Hz (4)	100 Hz (2)	100 Hz (1)
F7	FREQUENCY- 10 Hz (BCD)	0-9	10 Hz (8)	10 Hz (4)	10 Hz (2)	10 Hz (1)
F8	FREQUENCY- 1 Hz (BCD)	0-9	1 Hz (8)	1 Hz (4)	1 Hz (2)	1 Hz (1)
X	EXECUTE	X	NA	NA	NA	NA

CR LF A1 A2 SD M1 M2 M3 M4 M5 M6 M7 M8 X		WORD 2 CHARACTER SEQUENCE				
CR	CARRIAGE RETURN	CR	NA	NA	NA	NA
LF	LINE FEED	LF	NA	NA	NA	NA
A1	ADDRESS M.S.D. (BCD)	0-3	0	0	A1 (2)	A1 (1)
A2	ADDRESS L.S.D. (BCD)	0-9	A2 (8)	A2 (4)	A2 (2)	A2 (1)
SD	SEQUENCE DESIGNATOR	4,5,6	NA	NA	NA	NA
M1	RF GAIN CONTROL	0-9, A-F	0	0	0	RF GAIN (16)
M2	RF GAIN CONTROL	0-9, A-F	RF GAIN (8)	RF GAIN (4)	RF GAIN (2)	RF GAIN (1)
M3	VBFO/AFC/AGC CROWBAR ENABLES	0-9, A-F	0	VBFO ENABLE	AFC ENABLE	AGC CROWBAR
M4	AGC TIME CONSTANTS	0-9, A-F	USB AGC OFF	USB AGC FAST	LSB AGC OFF	LSB AGC FAST
M5	BANDWIDTH FILTER ENABLES	0-9, A-F	FL8 (16)	FL7 (E)	FL6 (D)	FL5 (C)
M6	BANDWIDTH FILTER ENABLES	0-9, A-F	FL4 (B)	FL3 (A)	FL2 (LSB)	FL1 (USB)
M7	MODE SELECT ENABLES	0-9, A-F	FM	AM	SSB	CW
M8	ISB ENABLE	0-9, A-F	ISB	0	0	0
X	EXECUTE	X	NA	NA	NA	NA

CR LF A1 A2 SD V1 V2 V3 V4 V5 V6 V7 V8 X		WORD 3 CHARACTER SEQUENCE				
CR	CARRIAGE RETURN	CR	NA	NA	NA	NA
LF	LINE FEED	LF	NA	NA	NA	NA
A1	ADDRESS M.S.D. (BCD)	0-3	0	0	A1 (2)	A1 (1)
A2	ADDRESS L.S.D. (BCD)	0-9	A2 (8)	A2 (4)	A2 (2)	A2 (1)
SD	SEQUENCE DESIGNATOR	8,9,A	NA	NA	NA	NA
V1	VBFO SIGN (0=+)	0,1	0	0	0	VBFO SIGN
V2	VBFO FREQUENCY, 1 kHz (BCD)	0-9	1 kHz (8)	1 kHz (4)	1 kHz (2)	1 kHz (1)
V3	VBFO FREQUENCY, 100 Hz (BCD)	0-9	100 Hz (8)	100 Hz (4)	100 Hz (2)	100 Hz (1)
V4	VBFO FREQUENCY, 10 Hz (BCD)	0-9	10 Hz (8)	10 Hz (4)	10 Hz (2)	10 Hz (1)
V5	AUXILIARY	0-9, A-F	-	-	-	-
V6	AUXILIARY	0-9, A-F	-	-	-	-
V7	RESERVED	0	0	0	0	0
V8	VBFO TUNE, VBFO PAR ENABLE, FINE TUNE	0-9, A-F	VBFO TUNE	VBFO PAR ENBL	FINE TUNE	0
X	EXECUTE	X	NA	NA	NA	NA

CR LF A1 A2 SD K1 X		WORD 4 CHARACTER SEQUENCE				
CR	CARRIAGE RETURN	CR	NA	NA	NA	NA
LF	LINE FEED	LF	NA	NA	NA	NA
A1	ADDRESS M.S.D. (BCD)	0-3	0	0	A1 (2)	A1 (1)
A2	ADDRESS L.S.D. (BCD)	0-9	A2 (8)	A2 (4)	A2 (2)	A2 (1)
SD	SEQUENCE DESIGNATOR	C,D,E	NA	NA	NA	NA
K1	RESERVED	0	0	0	0	0
X	EXECUTE	X	NA	NA	NA	NA

TPA-3204-014

ASCII Character Control Word Format  
Figure 7C

CHARACTER SIGNIFICANCE		ASCII PRINT CHAR'S	FUNCTIONAL BIT CODING			
			WT 8	WT 4	WT 2	WT 1
- - A1A2SDF1F2F3F4F5F6F7F8 S						
WORD 1 CHARACTER SEQUENCE						
-	HYPHEN	-	NA	NA	NA	NA
-	HYPHEN	-	NA	NA	NA	NA
A1	ADDRESS, M.S.D. (BCD)	0-3	0	0	A1 (2)	A1 (1)
A2	ADDRESS, L.S.D. (BCD)	0-9	A2 (8)	A2 (4)	A2 (2)	A2 (1)
SD	SEQUENCE DESIGNATOR	1	NA	NA	NA	NA
F1	FREQUENCY- 10 MHz (BCD)	0,1,2	0	0	10 MHz (2)	10 MHz (1)
F2	FREQUENCY- 1 MHz (BCD)	0-9	1 MHz (8)	1 MHz (4)	1 MHz (2)	1 MHz (1)
F3	FREQUENCY- 100 kHz (BCD)	0-9	100 kHz (8)	100 kHz (4)	100 kHz (2)	100 kHz (1)
F4	FREQUENCY- 10 kHz (BCD)	0-9	10 kHz (8)	10 kHz (4)	10 kHz (2)	10 kHz (1)
F5	FREQUENCY- 1 kHz (BCD)	0-9	1 kHz (8)	1 kHz (4)	1 kHz (2)	1 kHz (1)
F6	FREQUENCY-100 Hz (BCD)	0-9	100 Hz (8)	100 Hz (4)	100 Hz (2)	100 Hz (1)
F7	FREQUENCY- 10 Hz (BCD)	0-9	10 Hz (8)	10 Hz (4)	10 Hz (2)	10 Hz (1)
F8	FREQUENCY- 1 kHz (BCD)	0-9	1 Hz (8)	1 Hz (4)	1 Hz (2)	1 Hz (1)
S	END DELIMITER	S	NA	NA	NA	NA
- - A1A2SDM1M2M3M4M5M6M7M8 S						
WORD 2 CHARACTER SEQUENCE						
-	HYPHEN	-	NA	NA	NA	NA
-	HYPHEN	-	NA	NA	NA	NA
A1	ADDRESS, M.S.D. (BCD)	0-3	0	0	A1 (2)	A1 (1)
A2	ADDRESS, L.S.D. (BCD)	0-9	A2 (8)	A2 (4)	A2 (2)	A2 (1)
SD	SEQUENCE DESIGNATOR	5	NA	NA	NA	NA
M1	RF GAIN CONTROL	0-9, A-F	0	0	0	RF GAIN (16)
M2	RF GAIN CONTROL	0-9, A-F	RF GAIN (8)	RF GAIN (4)	RF GAIN (2)	RF GAIN (1)
M3	VBFO/AGC/AGC CROWBAR ENABLES	0-9, A-F	0	VBFO ENBL	AFC ENBL	AGC CROWBAR
M4	AGC TIME CONSTANTS	0-9, A-F	USB AGC OFF	USB AGC FAST	LSB AGC OFF	LSB AGC FAST
M5	BANDWIDTH FILTER ENABLES	0-9, A-F	FL8 (16)	FL7 (E)	FL6 (D)	FL5 (C)
M6	BANDWIDTH FILTER ENABLES	0-9, A-F	FL4 (8)	FL3 (A)	FL2 (LSB)	FL1 (USB)
M7	MODE SELECT ENABLES	0-9, A-F	FM	AM	SSB	CW
M8	ISB ENABLE	0-9, A-F	ISB	0	0	0
S	END DELIMITER	S	NA	NA	NA	NA
- - A1A2SDV1V2V3V4V5V6V7V8 S						
WORD 3 CHARACTER SEQUENCE						
-	HYPHEN	-	NA	NA	NA	NA
-	HYPHEN	-	NA	NA	NA	NA
A1	ADDRESS, M.S.D. (BCD)	0-3	0	0	A1 (2)	A1 (1)
A2	ADDRESS, L.S.D. (BCD)	0-9	A2 (8)	A2 (4)	A2 (2)	A2 (1)
SD	SEQUENCE DESIGNATOR	9	NA	NA	NA	NA
V1	VBFO SIGN (0=+)	0,1	0	0	0	VBFO SIGN
V2	VBFO FREQUENCY, 1 kHz (BCD)	0-9	1 kHz (8)	1 kHz (4)	1 kHz (2)	1 kHz (1)
V3	VBFO FREQUENCY, 100 Hz (BCD)	0-9	100 Hz (8)	100 Hz (4)	100 Hz (2)	100 Hz (1)
V4	VBFO FREQUENCY, 10 Hz (BCD)	0-9	10 Hz (8)	10 Hz (4)	10 Hz (2)	10 Hz (1)
V5	AUXILIARY	0	-	-	-	-
V6	AUXILIARY	0	-	-	-	-
V7	RESERVED	0	0	0	0	0
V8	VBFO TUNE, VBFO PAR ENABLE, FINE TUNE	0-9, A-F	VBFO TUNE	VBFO PAR ENBL	FINE TUNE	0
S	END DELIMITER	S	NA	NA	NA	NA
- - A1A2SDS1S2S3S4S5S6S7S8 S						
WORD 4 CHARACTER SEQUENCE						
-	HYPHEN	-	NA	NA	NA	NA
-	HYPHEN	-	NA	NA	NA	NA
A1	ADDRESS, M.S.D. (BCD)	0-3	0	0	A1 (2)	A1 (1)
A2	ADDRESS, L.S.D. (BCD)	0-9	A2 (8)	A2 (4)	A2 (2)	A2 (1)
SD	SEQUENCE DESIGNATOR	0	NA	NA	NA	NA
S1	UP/DOWN, TUNE RATE (16)	0-3	0	0	UP/DOWN	TUNE RATE (16)
S2	TUNE RATES	0-9, A-F	TUNE RATE (8)	TUNE RATE (4)	TUNE RATE (2)	TUNE RATE (1)
S3	AFC LOCK IND, CHAN A AF MONITOR	0-9, A-F	AFC LOCK	0	0	CHAN A AF
S4	CHAN A AGC/CHAN B AF/CHAN B AGC MONITORS	0-9, A-F	CHAN A AGC	0	CHAN B AF	CHAN B AGC
S5	RESERVED	0-7	0	0	0	0
S6	RF OVLD/SYNTH/PWR SPLY/RCVR FAULTS	0-9, A-F	RF OVLD	SYNTH	PWR SPLY	RCVR
S7	VBFO SYNTH FAULT	0-3	0	0	VBFO SYNTH	0
S8	PRESEL FAULT, DATA ERROR, LOCAL CONTROL, MONITOR	0-9, A-F	PRESEL FAULT	DATA ERROR	LOCAL CONTROL	MONITOR
S	END DELIMITER	S	NA	NA	NA	NA

TPA-3203-014

ASCII Character Monitor Word Format  
Figure 7D

### 2.3.2 Receiver Serial Control Operation

#### 2.3.2.1 Control Inputs (Refer to figure 8.)

Control data signals generated by the HF-8095 Receiver Control or processor are applied to the receiver as control information. These control signals are transferred over the control bus in serial format. If the receiver CONT switch is in the REM position, the serial information received controls the operation of the receiver.

Control data is applied to a serial data processor on the receiver serial interface A13. Word and status information is decoded from the control data and is used to determine strobe address information. The control data is then applied to the data input of four word serial-to-parallel converters on the receiver parallel output A12. Each serial-to-parallel converter is enabled before it accepts and processes the control data. This occurs when the strobe address input is decoded and an enable signal is generated by the word enable circuit.

The serial-to-parallel converters decode the serial input information and convert it to parallel output levels. These outputs provide all control signals necessary to control the receiver remotely. The outputs are also supplied to the parallel input A11 where they are processed and returned to the receiver control or processor as monitor data. This provides an indication on the front panel of the receiver control or to the processor of the control information received by the receiver. When the receiver CONT switch is in the LCL or MON position, the register outputs of the parallel output A12 are disabled, and the internal parallel control lines are controlled by the receiver front panel controls.

#### 2.3.2.2 Monitor Outputs (Refer to figure 8.)

With the receiver CONT switch in the REM position, monitor signals indicating frequency, rf gain, AGC, bandwidth, mode, and related control and enable signals are applied, in parallel, from the receiver parallel output A12 to the receiver parallel input A11 for processing and application to the receiver serial interface A13. Fault and performance monitor indications are applied from appropriate areas of the receiver to the receiver parallel input A11 for processing and application to the receiver serial interface A13. The receiver serial interface A13 output to the receiver control is a series of monitor words in serial format. (The monitor word format is identical to the control word format, figure 7B.)

Four separate words are required to supply a complete status report to the remote control. These four

words are independent of each other, thus can be transmitted at any time and in any sequence. Each monitor word is composed of five 11-bit characters. The last two bits of each character group are stop and parity bits. The first bit is a start bit. The first character of each monitor word is reserved for equipment address, word identification (subaddress), and word sync information. Bits seven and eight of the second character in each word are reserved for command and status request. The remaining characters of each word carry frequency, control, and monitor information.


Monitor (and control) word timing is accomplished by a crystal-controlled oscillator on the receiver serial interface A13. A divider reduces the frequency to the desired values. Strapping permits selection of the baud rate for clock inputs to the various circuits. Selection is from 75, 150, 300, 600, 1200, 2400, 4800, 9600, and 19 200 bauds.


Figure 7B shows the format and function of each of the 11-bit characters in the four monitor words.


Monitor information (performance monitors and faults) from the receiver is fed to multiplexers on the receiver parallel input A11. This monitor data is clocked out through the receiver serial interface A13, which shifts the serial data through the FSK keyer or RS-232C driver circuit to the external monitor bus and receiver control.

With the receiver CONT switch in the LCL or MON position, operation of the monitor circuits is identical to that described above. However, the outputs of the storage registers on the parallel output A12 (which store the receiver control data) are disabled and the internal control lines (mode, frequency, bandwidth, etc) are controlled by the receiver front panel controls. Thus, the receiver front panel controls determine receiver operation and their control signals are applied to the parallel input A11 for processing and application to the receiver control as monitor data. Because of this, the monitor data from the receiver always contains the applied operational status of the receiver whether it is operated locally or remotely.

The LCL and MON positions of the CONT switch are identical, except that in the LCL position the local control bit (word 4, character 5, bit 2) of the monitor data is set to logic 1. In the MON position, both the local control bit and the monitor bit (word 4, character 5, bit 1) of monitor data are set to logic 1. The monitor bit may be used as a flag in processor control applications, indicating that some programmed action needs to be initiated by the processor control.










Remote Control, Block Diagram  
Figure 8 (Sheet 1 of 5)

# P/O MAIN CHASSIS SIDEBOARD A28

## SERIAL INTERFACE A13 638-6896-001







TPA-0775-055

Remote Control, Block Diagram  
Figure 8 (Sheet 1A)

A(1) STA 1/STA 2  
B(1) RMT FREQ CHANGE  
C(1) LOCAL ENBL

# P/O PARALLEL OUTPUT A12 635-0752-002 / 642-3137-001

D(1) RMT RF GAIN CONT

E(1)

P/O WORD 3

WORD 4

NOT USED

P/O J10

RESERVED

BT  
BU  
BV  
BW  
1

RESERVED  
FINE TUNE  
VBFO PAR ENBL  
VBFO TUNE  
SPARE

79  
14  
78  
82  
18

RESERVED

RESERVED

KEY IND

RESERVED

RESERVED

RESERVED

EXCTR RF IND

AFC LOCK IND

RF FAULT IND

RESERVED

RF OVLD IND

CPLR FAULT IND

RF OUT IND

PA FAULT IND

PA READY IND

30  
95  
29  
28  
92  
27

RATE (1)  
RATE (2)  
RATE (4)  
RATE (8)  
RATE (16)  
UP/DOWN

BX  
BY  
BZ  
CA  
CB  
CC

RESERVED

F(1)

RESERVED

BT  
BU  
BV  
BW  
1

RESERVED  
FINE TUNE  
VBFO PAR ENBL  
VBFO TUNE  
SPARE

79  
14  
78  
82  
81

RESERVED

RATE (1)  
RATE (2)  
RATE (4)  
RATE (8)  
RATE (16)  
UP/DOWN

BX  
BY  
BZ  
CA  
CB  
CC

STATUS REQ

CHAN B AGC PM

CHAN B RCV AF PM

CHAN B XMT AF PM

CHAN A AGC PM

CHAN A RCV AF PM

CHAN A XMT AF PM

EXCTR RF IND

AFC LOCK IND

RT FAULT IND

PS FAULT IND

SYNTH FAULT IND

RF OVLD IND

CPLR FAULT IND

RF OUT IND

PA FAULT IND

PA READY IND

MON

LOC ENBL

DATA ERROR

PRESEL FAULT IND

VBFO SYNTH FAULT CP

RESERVED

P/O J9

P/O WORD 3

WORD 4

## P/O PARALLEL INPUT A11 635-0751-002 / 642-3135-001

G(1)

H(1)

J(1)

K(1)

L(1)

M(1)

N(1)

UPDATE

WD1S

WD2S

WD3S

WD4S

ADRS S

UPDATE

WD1S

WD2S

WD3S

WD4S

ADRS S

P/O

J9

6

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1



1


1

1

1

1








51/52

P (2)


P/O  
MAIN  
CHASSIS






LED STATUS DISPLAY A2A1  
635-0825-008

FREQUENCY DISPLAY A2A5  
637-1781-XXX



TPA-0775-045

Remote Control, Block Diagram  
Figure 8 (Sheet 3)



Remote Control, Block Diagram  
Figure 8 (Sheet 4)

## 2.4 Frequency Synthesizer

### 2.4.1 General (Refer to figure 9.)

The frequency synthesizer used in the 851S-() equipments is accuracy controlled by the number of decades used and is adaptable to 10- or 100-Hz control, when used with the associated decades. The frequency synthesizer uses a 9.9-MHz TCXO (temperature compensated crystal oscillator) as a base for generating the required synthesizer frequencies. Using dividers and a multiplier, the synthesizer produces the following fixed frequencies:

- a. 9.9-MHz injection frequency
- b. 118.8-MHz injection frequency
- c. 450-kHz carrier reinsertion frequency
- d. 100-kHz synthesizer reference frequency

Using the 100-kHz synthesizer reference frequency and the associated decades, the variable injection frequency for the selected output frequency is generated. The variable injection frequency is 109.350000 to 79.350001 MHz (the higher the selected output frequency, the lower the variable injection frequency). Note that figure 9 shows the synthesizer complement for 10- and 100-Hz tuning.

### 2.4.2 Synthesizer Reference (Refer to figure 10.)

The synthesizer reference A15 uses a 9.9-MHz TCXO as a base for generating the required synthesizer frequencies. When used with an external reference, the 9.9-MHz TCXO is supplied with a tracking voltage generated by the 100-kHz reference signal and the external frequency standard. When not used with the external reference, an internal temperature compensation network is used to maintain a constant frequency output from the TCXO.

The 9.9-MHz TCXO output is supplied through an output amplifier and used as 9.9-MHz fixed injection input.

The 9.9-MHz TCXO output is applied to a times-12 circuit which produces a 118.8-MHz fixed injection input.

The 9.9-MHz TCXO output is applied to a divide-by-11 circuit that produces a 900-kHz base frequency. The

900-kHz base frequency is applied to a divide-by-2 circuit that produces a 450-kHz carrier reinsertion input. The 900-kHz base frequency is also applied to a divide-by-9 circuit that produces two 100-kHz reference outputs. The 100-kHz reference frequency outputs are applied to each of the synthesizer decades as a reference for variable injection frequency generation.

### 2.4.3 Synthesizer End Decade (Refer to figure 10.)

The synthesizer end decade receives bcd inputs and a fixed 100-kHz reference signal and provides a 0.60- to 0.51-MHz variable reference output to the next decade step.

The synthesizer end decade can be used as the 10- or 100-Hz decade to provide the appropriate reference frequency to the next decade in the synthesizer. As implied by its name, it is the end decade; that is, if used as a 10-Hz decade it provides 10-Hz tuning (accuracy) and if used as a 100-Hz decade it provides 100-Hz tuning (accuracy).

The synthesizer and decade contains a phase-lock loop consisting of a phase/frequency discriminator, variable vco, variable divider, and a lock detector. The 100-kHz reference signal is applied to the phase/frequency discriminator where it is compared with the 100-kHz signal from the variable divider. The phase/frequency discriminator develops a tracking voltage output (based on the phase/frequency difference of the 100-kHz signals). The tracking voltage drives the variable vco to the frequency as determined by the bcd input (programmed division ratio of variable divider).

The variable vco signal is divided (division ratio of the variable divider) and applied as 100-kHz variable reference to the phase/frequency discriminator. When the inputs to the phase/frequency discriminator are the same frequency and in phase, a lock signal output is supplied.

The variable vco signal is applied to the fixed divide-by-10 output circuit and the 0.60- to 0.51-MHz end decade output signal is supplied to the next decade step.

### 2.4.4 Synthesizer Decades (Refer to figure 10.)

The synthesizer decade receives bcd inputs, a fixed 100-kHz reference signal, and a variable high reference signal, and provides a variable reference signal to the next decade step. Refer to table 2 for the input/output difference of the synthesizer decades.

The synthesizer decades differ only in strapping and vco coils. These differences result in the different input and output frequencies, as shown in table 2.

These synthesizer decades can be used as the 100-Hz decade and are used as the 1-, 10-, and 100-kHz decades to provide the appropriate reference frequency for the next decade in the synthesizer. For 10-Hz tuning, one 100/10-Hz decade is used as the 100-Hz decade. For 100-Hz tuning, no 100/10-Hz decade is used.

Table 2. Decade Versus Input/Output Frequencies.

DECADE	HI REF INPUT FREQ (MHz)	HI REF OUTPUT FREQ (MHz)
100 kHz	0.85 to 0.750001	1.035 to 0.935001
10 kHz	0.70 to 0.60001	0.85 to 0.750001
1 kHz	0.60 to 0.5001	0.70 to 0.60001
100 Hz	0.60 to 0.501	0.60 to 0.5001
10 Hz	0.60 to 0.51	0.60 to 0.501

The synthesizer decade contains two phase-lock loops. The translator phase-lock loop consists of a phase/frequency discriminator, variable vco, variable divider, and a lock detector. The 100-kHz reference signal is applied to the phase/frequency discriminator where it is compared with the 100-kHz signal from the variable divider. The phase/frequency discriminator develops a tracking voltage output based on the phase/frequency difference of the 100-kHz signals. The tracking voltage drives the variable vco to the frequency, as determined by the bcd input (programmed division ratio of variable divider). The tracking voltage is also applied as a reference voltage to the variable vco in the output phase-lock loop. The variable vco signal output in the translator phase-lock loop is applied to the mixer in the output phase-lock loop.

The variable vco signal output in the translator phase-lock loop is also divided (division ratio of the variable divider) and applied as 100-kHz variable reference to phase/frequency discriminator. When the inputs to the phase/frequency discriminator are the same frequency and in phase, a translator lock signal output is supplied.

The output phase-lock loop consists of a phase/frequency discriminator, variable vco, mixer and squaring amplifier, and a lock detector. A high reference signal (refer to table 2) is applied to the phase/frequency discriminator where it is compared with the difference frequency from the mixer. The phase/frequency discriminator develops a tracking voltage output based on the phase/frequency difference of the high reference signal and the difference frequency from the mixer. The tracking voltage drives the variable vco to the frequency, as determined by the high reference input and the reference voltage supplied by the translator phase-lock loop. The variable vco signal, in the output phase-lock loop, is supplied to a fixed divide-by-10 output circuit, and the output of the divide-by-10 network is supplied to the next decade step.

The variable vco signal, in the output phase-lock loop, is also mixed with the variable vco signal of the translator phase-lock loop, and a difference frequency reference is supplied through a squaring amplifier and applied to the phase/frequency discriminator. When the inputs to the phase/frequency discriminator are the same frequency and in phase, an output lock signal output is supplied.

When lock signals are supplied by both the translator and output phase-lock loops, they are ANDed and supply a decade lock signal output.

#### 2.4.5 Synthesizer Output (Refer to figure 10.)

The synthesizer output A22 receives units/tens MHz bcd inputs, a fixed 100-kHz reference signal, and a variable high reference signal, and provides a 109.35- to 79.350001-MHz variable injection signal output to the unit under control.

The synthesizer output A22 contains two phase-lock loops. The translator phase-lock loop consists of a phase/frequency discriminator, variable vco, variable divider, voltage/gain control, and a lock detector. The 100-kHz reference signal is applied to the phase/frequency discriminator where it is compared with the 100-kHz signal from the variable divider. The phase/frequency discriminator develops a tracking voltage based on the phase/frequency difference of the 100-kHz signals and the operation of the voltage/gain control circuit caused by the 10- and 20-MHz bcd inputs. The tracking voltage drives the variable vco to the frequency as determined by the bcd input (programmed division ratio of variable divider). The tracking voltage is also applied as a reference voltage to the voltage/gain control in the

output phase-lock loop. The variable vco signal output in the translator phase-lock loop is applied to the mixer in the output phase-lock loop.


The variable vco signal output in the translator phase-lock loop is also divided (division ratio of the variable divider) and applied as 100-kHz variable reference to the phase/frequency discriminator. When the inputs to the phase/frequency discriminator are the same frequency and in phase, a translator lock signal output is supplied.

The output phase-lock loop consists of a phase/frequency discriminator, variable vco, mixer and squaring amplifier, voltage/gain control, and a lock detector. A high reference signal is applied to the phase/frequency discriminator where it is compared with the difference frequency from the mixer. The phase/frequency discriminator develops a tracking voltage output based on the phase/frequency difference of the high reference signal and the



difference frequency from the mixer, and the operation of the voltage/gain control circuit caused by the translator phase-lock loop tracking voltage. The tracking voltage drives the variable vco to the frequency, as determined by the high reference input, and the reference voltage supplied by the translator phase-lock loop is supplied to the unit under control as the variable injection control signal.


The variable vco signal in the output phase-lock loop is also mixed with the variable vco signal of the translator phase-lock loop, and a difference frequency reference is supplied through a squaring amplifier and applied to the phase/frequency discriminator. When the inputs to the phase/frequency discriminator are the same frequency and in phase, an output lock signal output is supplied.

When lock signals are supplied by both the translator and output phase-lock loops, they are ANDed and supply a MHz decade lock signal output.





(10 Hz TUNING)






Frequency Synthesizer, Simplified Block Diagram  
Figure 9










TPA-0856-035

*Frequency Synthesizer, Block Diagram  
Figure 10 (Sheet 1 of 3)*






## P/O SYNTHESIZER CHASSIS A23





TPA-0856-035

Frequency Synthesizer, Block Diagram  
Figure 10 (Sheet 2)



# P/O SYNTHESIZER CHASSIS A23





TPA-0856-035

Frequency Synthesizer, Block Diagram  
Figure 10 (Sheet 3)

## 2.5 Monitor Functions (Refer to figure 11.)

Local monitors in the receiver consist of LEDs on LED status display A2A1 and frequency display A2A3, and the front panel meter indications. All front panel monitor information and some additional monitor information is contained in the monitor data supplied by the remote controlled receiver to a control/display station. Likewise, some control information is supplied to the remote controlled receiver from a control station. Using the 8-bit character word format or 7-bit ASCII word format, monitor information supplied to the parallel input is transmitted to a control/display station and control information supplied from the parallel output is received from a control station. Refer to table 3 for location of signals in control/monitor word format.)

### 2.5.1 Fault and Status Indicators

All fault and status indicators are lit by a logic 1 signal to LED status display A2A1. Refer to the LED status display section of this instruction book for detailed information.

- a. RCV FAULT (DS5) is lit by a receive fault signal at A2J3-13. The logic 1 receive fault signal is supplied by control A10. In the remote controlled receiver, the receive fault signal is also supplied to the parallel input A11. The receive fault signal from control A10 is a summary of a power supply fault signal, a synthesizer fault signal (smo lol), and a vbfo synthesizer fault signal.

A logic 0 power supply fault signal is supplied by power supply A1. In the remote controlled receiver, the power supply fault signal is also supplied to the parallel input A11. The power supply fault signal from the power supply A1 is a summary fault signal resulting from the loss of +8-, +15-, +18-, +24-, or -15-V dc power supply outputs. The power supply fault signal will produce a receive fault signal from control A10. A receive fault, when caused by a power supply fault, is cleared only by changing frequency.

A logic 1 synthesizer fault signal (smo lol) is supplied by synthesizer voltage regulator A14 in the frequency synthesizer. The synthesizer fault signal from the synthesizer subassembly is a summary fault signal resulting from loss of lock on any of the synthesizer decades (1-, 10-, or 100-Hz end decade, 10-Hz decade, 100-Hz decade, 1-kHz decade, 10-kHz decade, 100-kHz decade, and 1/10-MHz output module). The synthesizer fault signal

will produce a receive fault signal from control A10. A receive fault signal, when caused by a synthesizer fault signal, is cleared when the cause of the fault is removed.

A logic 1 vbfo synthesizer fault signal is supplied by vbfo A4. In the remote controlled receiver, the vbfo synthesizer fault signal is also supplied to the parallel input A11. The vbfo synthesizer fault signal from the vbfo A4 is a vbfo synthesizer loss-of-lock signal. The vbfo synthesizer fault signal will produce a receive fault signal from control A10. A receive fault signal, when caused by a vbfo synthesizer fault signal, is cleared when the cause of the fault is removed.

A logic 1 vbfo synthesizer fault signal is supplied by vbfo A4. In the remote controlled receiver, the vbfo synthesizer fault signal is also supplied to the parallel input A11. The vbfo synthesizer fault signal from the vbfo A4 is a vbfo synthesizer loss-of-lock signal. The vbfo synthesizer fault signal will produce a receive fault signal from control A10. A receive fault signal, when caused by a vbfo synthesizer fault signal, is cleared when the cause of the fault is removed.

- b. RCV OVERLOAD (DS6) is lit by a receive overload signal at A2J3-14. The logic 1 receive overload signal is supplied by control A10. In the remote controlled receiver, the receive overload signal is also supplied to parallel input A11. The receive overload signal from control A10 is a summary of preselector rf overload signal from an associated preselector and a receive rf overload from rf translator A9.
- c. AFC LOCK (DS7) is lit by an AFC lock signal A2J3-15. The logic 1 AFC lock signal is supplied by AFC A3. In the remote controlled receiver, the AFC lock is also supplied to the parallel input A11. The AFC lock signal indicates that the AFC is locked on the received carrier frequency.
- d. PRESEL FAULT (DS23) is lit by a preselector fault signal at A2J3-7. The logic 1 preselector fault signal is supplied by control A10. In the remote controlled receiver, the preselector fault signal is also supplied to the parallel input A11. The preselector fault signal from control A10 is supplied as a logic 1 by the associated preselector and through a driver in control A10.

### 2.5.2 Mode Indicators

All mode indicators are lit by a logic 1 signal to LED status display A2A1. Refer to LED status display section of this instruction book for detailed information.

- a. AM mode (DS9) is lit by an AM enable signal at A2J3-4. The logic 1 is supplied by MODE control switch on switch mounting board A2A2. In the remote controlled receiver, the AM enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.
- b. SSB/CW mode (DS10) is lit by an SSB enable signal at A2J3-5. The logic 1 is supplied by MODE control switch on switch mounting board A2A2. In the remote controlled receiver, the SSB enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.
- c. ISB mode (DS12) is lit by an ISB enable signal at A2J3-1. The logic 1 is supplied by MODE control switch on switch mounting board A2A2. In the remote controlled receiver, the ISB enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.

### 2.5.3 BANDWIDTH Indicators

All BANDWIDTH indicators are lit by a logic 1 signal to LED status display A2A1. Refer to LED status display section of this instruction book for detailed information. BANDWIDTH indicators will light only in AM, SSB/CW, or FM modes as the enabling logic 1 pullup is removed in all other settings of the MODE switch.

- a. 16 (DS14) is lit by an FL8 (16-kHz) enable signal at A2J3-24. The logic 1 is supplied by BANDWIDTH control switch on switch mounting board A2A2. In the remote controlled receiver, the FL8 (16-kHz) enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.
- b. A (DS15) is lit by an FL3 (A) enable signal at A2J3-22. The logic 1 is supplied by BANDWIDTH control switch on switch mounting board A2A2. In the remote controlled receiver, the FL3 (A) enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.
- c. B (DS16) is lit by an FL4 (B) enable signal at A2J3-21. The logic 1 is supplied by BANDWIDTH control switch on switch mounting board A2A2. In the remote controlled receiver, the FL4 (B) enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.
- d. U (DS17) is lit by an FL1 (USB) enable signal at A2J3-18. The logic 1 is supplied by BANDWIDTH control switch on switch mounting board A2A2. In the remote controlled receiver, the FL1 (USB) enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.

- e. L (DS18) is lit by an FL2 (LSB) enable signal at A2J3-17. The logic 1 is supplied by BANDWIDTH control switch on switch mounting board A2A2. In the remote controlled receiver, the FL2 (LSB) enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.
- f. C (DS19) is lit by an FL5 (C) enable signal at A2J3-19. The logic 1 is supplied by BANDWIDTH control switch on switch mounting board A2A2. In the remote controlled receiver, the FL5 (C) enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.
- g. D (DS20) is lit by an FL6 (D) enable signal at A2J3-20. The logic 1 is supplied by BANDWIDTH control switch on switch mounting board A2A2. In the remote controlled receiver, the FL6 (D) enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.
- h. E (DS21) is lit by an FL7 (E) enable signal at A2J3-23. The logic 1 is supplied by BANDWIDTH control switch on switch mounting board A2A2. In the remote controlled receiver, the FL7 (E) enable signal may also be supplied by the parallel output A12 and is supplied to the parallel input A11.

### 2.5.4 FREQUENCY KHZ and VBFO OFFSET HZ Displays (Refer to figure 7.)

All FREQUENCY KHZ and VBFO OFFSET HZ displays are lit by the BCD code supplied as the frequency control signals to the frequency synthesizer and/or the vbfo card. These BCD codes are supplied from the control A10 and vbfo A4, to the associated control circuits and the frequency display A2A5. In the remote controlled receiver, the frequency control signals may also be supplied by the parallel output A12 and are supplied to the parallel input A11.

### 2.5.5 Metering

The front panel meter is controlled by the METER switch. METER switch A2S1 in the 851S-1 Receiver has five positions: CH B AF (+13 FS), CH B AF (+3 FS), CH A AF (+3 FS), CH A AF (+13 FS), and RCV SIG.

- a. In the CH B AF (+13 FS) and CH B AF (+3 FS) positions, a dc signal proportional to the B receive audio is supplied from receive audio A6 through J4-52, J12-42, P3-42, and METER switch A2A2S1 to meter M1. In both positions, A2A2R1 is in parallel with meter to ground to provide a calibrated full-scale reading of +3-dB mW full-scale deflection. In the CH B AF (+13 FS) position,

A2A2R2 is added in parallel with meter to ground to cause an effective reading of +13-dB mW full-scale deflection.

- b. In the CH A AF (+3 FS) and CH A AF (+13 FS) positions, a dc signal proportional to the A receive audio is supplied from receive audio A6 through J4-3, J12-46, P3-46, and METER switch A2A2S1 to meter M1. In both positions, A2A2R1 is in parallel with meter to ground to provide a calibrated full-scale reading of +3-dB mW full-scale deflection. In the CH A AF (+13 FS) position, A2A2R2 is added

- in parallel with meter to ground to cause an effective reading of +13-dB mW full-scale deflection.
- c. In the RCV SIG position, an rf AGC sample is supplied from channel A if A8 and channel B if A7. The AGC sample is supplied from channel A if A8 through J6-12 or from channel B if A7 through J5-12, through J12-41, P3-41, and METER switch A2A2S1 to meter M1. In the RCV SIG position, the meter is zeroed at 0 dB with up to 1- $\mu$ V signal input and calibrated in dB above 1  $\mu$ V with full-scale deflection of 100 dB above 1- $\mu$ V rf signal input.

Table 3. Location of Signals in Control/Monitor Words.

SIGNAL	8-BIT CHARACTER			7-BIT ASCII		
	WORD	CHARACTER	BIT	WORD	FUNCTIONAL CHARACTER	WT
<b>Fault and Status Indicators</b>						
AFC lock	4	3	8	4	6	8
Receive fault	4	4	1	4	9	1
Power supply fault	4	4	2	4	9	2
Synth fault (smo lol)	4	4	3	4	9	4
Vbfo synth fault	4	5	6	4	10	2
Receive overload	4	4	4	4	9	8
Preselector fault	4	5	4	4	11	8
<b>Mode Indicators</b>						
AM	2	5	7	2	10	4
SSB	2	5	6	2	10	2
CW	2	5	5	2	10	1
ISB	2	5	4	2	11	8
<b>BANDWIDTH Indicators</b>						
16	2	4	8	2	8	8
A	2	4	3	2	9	4
B	2	4	4	2	9	8
C	2	4	5	2	8	1
D	2	4	6	2	8	2
E	2	4	7	2	8	4
LSB	2	4	2	2	9	2
USB	2	4	1	2	9	1

Table 3. Location of Signals in Control/Monitor Words (Cont).


SIGNAL	8-BIT CHARACTER			7-BIT ASCII		
	WORD	CHARACTER	BIT	WORD	FUNCTIONAL CHARACTER	WT
FREQUENCY KHZ BCD Signals						
1 Hz (1)	1	5	1	1	11	1
1 Hz (2)	1	5	2	1	11	2
1 Hz (4)	1	5	3	1	11	4
1 Hz (8)	1	5	4	1	11	8
10 Hz (1)	1	5	5	1	10	1
10 Hz (2)	1	5	6	1	10	2
10 Hz (4)	1	5	7	1	10	4
10 Hz (8)	1	5	8	1	10	8
100 Hz (1)	1	4	1	1	9	1
100 Hz (2)	1	4	2	1	9	2
100 Hz (4)	1	4	3	1	9	4
100 Hz (8)	1	4	4	1	9	8
1 kHz (1)	1	4	5	1	8	1
1 kHz (2)	1	4	6	1	8	2
1 kHz (4)	1	4	7	1	8	4
1 kHz (8)	1	4	8	1	8	8
10 kHz (1)	1	3	1	1	7	1
10 kHz (2)	1	3	2	1	7	2
10 kHz (4)	1	3	3	1	7	4
10 kHz (8)	1	3	4	1	7	8
100 kHz (1)	1	3	5	1	6	1
100 kHz (2)	1	3	6	1	6	2
100 kHz (4)	1	3	7	1	6	4
100 kHz (8)	1	3	8	1	6	8
1 MHz (1)	1	2	1	1	5	1
1 MHz (2)	1	2	2	1	5	2
1 MHz (4)	1	2	3	1	5	4
1 MHz (8)	1	2	4	1	5	8
10 MHz (1)	1	2	5	1	4	1

Table 3. Location of Signals in Control/Monitor Words (Cont).

SIGNAL	8-BIT CHARACTER			7-BIT ASCII		
	WORD	CHARACTER	BIT	WORD	FUNCTIONAL CHARACTER	WT
VBFO OFFSET KHZ BCD Signals						
10 MHz (2)	1	2	6	1	4	2
10 Hz (1)	3	3	1	3	7	1
10 Hz (2)	3	3	2	3	7	2
10 Hz (4)	3	3	3	3	7	4
10 Hz (8)	3	3	4	3	7	8
100 Hz (1)	3	3	5	3	6	1
100 Hz (2)	3	3	6	3	6	2
100 Hz (4)	3	3	7	3	6	4
100 Hz (8)	3	3	8	3	6	8
1 kHz (1)	3	2	1	3	5	1
1 kHz (2)	3	2	2	3	5	2
1 kHz (4)	3	2	3	3	5	4
1 kHz (8)	3	2	4	3	5	8
SIGN	3	2	5	3	4	1

# MAIN CHASSIS SIDEBOARD

## PARALLEL OUTPUT A12




TO REMOTE  
CONTROL  
CIRCUITS

## AFC A3




## VBFO A4




## RF TRANSLATOR A9




## RFI FILTER



## POWER SUPPLY A1



## PARALLEL INPUT A11



TO REMOTE  
CONTROL  
CIRCUITS

(RSVD-FM)  
I AM  
J SSB  
K (RSVD-CW)  
L ISB  
M


Y CHAN B RCV MTR

Z CHAN A RCV MTR

U CHAN A RCV AF

V CHAN B RCV AF

## CONTROL A10



(RSVD-FM)  
I AM  
J SSB  
K (RSVD-CW)  
L ISB  
M

Y CHAN B RCV MTR





Z CHAN A RCV MTR


U CHAN A RCV AF

V CHAN B RCV AF

NOTES:

- ①
- ②





TPA-0679-015

Monitor Functions, Block Diagram  
Figure 11

## 2.6 Power Distribution (Refer to figure 12.)

Primary power distribution in the 851S-1 equipment is controlled by power supply A1. Input power to the power supply is connected to A1J1 on the 851S-1 rear panel, supplied through A1F1 (rear panel), A2S15 (front panel), and A1S1 (rear panel) to the input power transformer (P/O A1). Power supply A1 uses rectifiers and regulators to produce the following base output voltages: +5, +8, +15, +18, +24, and -15 V dc.

These voltages are supplied to cards and modules in the 851S-1 and are the only voltages used, except for the following special applications.

In receive audio A6, the -15 V dc input is used with a 5.1-V dc regulator to produce -5.1 V dc for a squelch reference voltage.


In channel A if A8 and channel B if A7, the following voltages are produced:


- a. The -15-V dc input is used with a 10-V dc regulator to produce -10 V dc B- for the filter switches.
- b. The -15-V dc input is used with a 6.8-V dc regulator to produce -6.8 V dc B- for the transmit 9.45-MHz output amplifier.
- c. The +15-V dc input is used with a 6.8-V dc regulator to produce +6.8 V dc B+ for the transmit 9.45-MHz output amplifier.
- d. The +15-V dc input is used with a voltage divider to produce +2-V dc reference voltage for filter switches.

In parallel output A12, the +15-V dc input is used with a 5.6-V dc regulator to produce +5.6 V dc B+ for output storage registers.

In synthesizer voltage regulator A14, the +24-, and +8-V dc inputs are used with series regulators to produce regulated +20- and regulated +5.2-V dc outputs for synthesizer control and B+ voltages.

An optional external keep-alive voltage (+5 to +15 V dc) may be supplied to the vbfo A4 and control A10 to save frequency and offset information during a power interrupt.







TPA-0696-044

Power Distribution, Block Diagram  
Figure 12 (Sheet 1 of 4)

# P/O MAIN CHASSIS SIDEBOARD




IDEBOARD




TPA-0696-044

Power Distribution, Block Diagram  
Figure 12 (Sheet 2)

# P/O MAIN CHASSIS SIDEBORD




FRONT F





TPA-0696-044


Power Distribution, Block Diagram  
Figure 12 (Sheet 3)



# NOTES:

- NONSTANDARD SYMBOLS
- ①  INDICATES HARD WIRED
  - ②  INDICATES RIBBON CABLE
  - ③ INCLUDED ONLY IN REMOTE UNITS.

- ④ SYNTHESIZER END DECADE IS:  
A18 FOR 100 Hz TUNING (A16 AND A17  
A17 FOR 10 Hz TUNING (A16 NOT USED)  
A16 FOR 1 Hz TUNING.
- ⑤ JUMPED IF + EXT KAV (+5 V DC)  
IS NOT USED.
- ⑥ INCLUDED ONLY IN UNITS WITH PRESE



END DECADE 15:  
 Hz TUNING (A16 AND A17 NOT USED).  
 Hz TUNING (A16 NOT USED).  
 Hz TUNING.

EXT KAV (+5 V DC)

Y IN UNITS WITH PRESET CONTROL.

TPA-0696-044

Power Distribution Block Diagram  
 Figure 12 (Sheet 4)