

Rockwell  
International

instructions

# Synthesizer Output (635-4930-001)

Collins Telecommunications Products Division

523-0767971-201211

1 June 1977

2nd Revision, 1 January 1979

Printed in USA

Synthesizer Output  
(635-4930-001)

## 1. DESCRIPTION

Synthesizer Output 635-4930-001, shown in figure 1, is a module that contains a base 2-layer planar card, four rf secure compartments (metal box construction), and five printed wiring boards. The base 2-layer planar card contains a 20-pin edge-on connector (2 layers, 10 pins each).


The synthesizer output module consists of translator logic, translator vco, output mixer, output logic, output vco, low-pass filter circuits, and a loss-of-lock (lol) monitor circuit.

## 2. PRINCIPLES OF OPERATION

### 2.1 General (Refer to figure 2.)

The synthesizer output module receives MHz bcd frequency control signals, a 100-kHz reference signal and a high-reference signal (1.035 to 0.935001 MHz), and generates a 109.35- to 79.35001-MHz variable injection signal output and a 1-MHz lock signal output (logic 1 for lock).


The translator logic circuits receive a 100-kHz reference input, a translator vco signal, and a bcd frequency input. The bcd frequency input is used to program a variable frequency divider (divide-by-99 to 70). The programmed variable frequency divider output (100 kHz) and the 100-kHz reference input are supplied to a phase/frequency discriminator that, with a low-pass filter, provides a control voltage proportional to the phase/frequency difference between its inputs. This control voltage is also supplied as a tracking voltage to the output phase-lock loop.



TP5-2332-017

Synthesizer Output  
Figure 1

The translator vco circuit receives the control voltage signal from translator logic circuits and is driven to and phase-locked at the variable frequency as programmed by variable divider bcd inputs to translator logic circuits. The translator vco output (99 to 70 MHz) is supplied to translator logic circuits for



TP5-232B-013

Synthesizer Output, Block Diagram  
Figure 2

clocking and lock signal generation. The translator vco output (99 to 70 MHz) is supplied to output mixer circuits for frequency mixing.

The output mixer circuit receives the translator signal input (99 to 70 MHz) and the output vco signal input (109.35 to 79.3501 MHz), mixes them and supplies a reference signal input (10.35 to 9.35001 MHz) through the low-pass filter and divide-by-10 counter to the phase/frequency discriminator. In the phase/frequency discriminator, the divide-by-10 output (1.035 to 0.935 MHz) is compared with the high reference input and produces an output control voltage.

The output control voltage is mixed with the tracking voltage input from the translator logic and vco circuits and applied to the output vco circuit. The output vco circuit receives the output control voltage signal from the output logic circuits and is driven to and locked at the variable injection frequency (109.35 to 79.3501 MHz).


The output vco circuit is phase-locked to the high reference input and through the translator phase-lock loop to the 100-kHz reference input.

The output vco output (109.35 to 79.3501 MHz) is supplied as the variable injection to associated rf circuits.

## 2.2 Translator Logic Circuits

The translator logic circuits receive a 100-kHz reference input, a translator vco signal output, and bcd frequency inputs for 0, 1, 2, 4, 8, 10, and 20 MHz; it also supplies a control voltage output signal to the translator vco.

Refer to figure 3. The translator vco signal output (99 to 70 MHz) is supplied through a fixed divide-by-10 network (9.9 to 7.0 MHz) and applied as the clock input to a programmable variable divider. The output of the programmable variable divider (100 kHz) is supplied to a phase/frequency discriminator and is compared with a 100-kHz reference input. A phase or frequency difference in the discriminator causes a control voltage input increase or decrease to adjust the frequency of the vco. If there is no phase or frequency difference, the discriminator provides a logic 1 lock signal output indicating the vco frequency is locked. Note that a 10- or 20-MHz bcd input enables switches that change the limiter amplifier voltage divider ratio to equalize the loop gain over the frequency range.



Translator Logic Circuits  
Figure 3

The programmable variable divider is programmed by bcd frequency inputs. For example, if a bcd input of 00 MHz is applied, the up/down decade counter is programmed to load the count 0 at any time a load signal (logic 0) is applied. Refer to table 1. This programs the variable divider to count from 0 (first count 1) to 99 (last count 99/0), causing the output of the variable divider to be 1/99th of the clock input, or divide-by-99 with a bcd input of 00. Note that as the bcd input goes up 1, 2, 3 etc, the division ratio goes down 98, 97, 96, etc. Also note that for the divide-by circuit to operate as a constant, the last count 99 must also be the loaded count (in the case of bcd 00, count 0). To do this, prerecognition of count 99 is required. Look-ahead circuit of U4A and U4B performs this function. At clock 97 (count 97) gates U4A and U4B are ANDed and supply a logic 1 input to U5B-D. With a logic 1 at U5B-D, clock 98 (count 98) causes U5B-Q to go to logic 0 and loads decade counter to bcd input (ANDed outputs of U4A and U4B are removed). At clock 98, U5B-Q supplies a pulse to phase/frequency discriminator. Clock 99 (count 00) causes U5B-Q to go to logic 1 and enables decade counter to count on the next clock. Next clock is one above the bcd programmed input. Note that count 98 initiates the output from the divider and count 99 appears only as the bcd programmed input. Refer to figure 4. A 15-MHz programmed input is shown; the same principles apply to any other programmed bcd input.

### 2.3 Translator VCO Circuits

The translator vco circuits receive a control voltage from the translator logic circuits. The control voltage drives the vco to the required translator frequency. The translator signal output is supplied through one buffer amplifier to the output mixer circuits and through a second buffer amplifier to the translator logic circuits.

### 2.4 Output Mixer Circuits

The output mixer circuits receive a translator signal input (99 to 70 MHz) from the translator vco. The translator vco signal is mixed with the output vco frequency (109.35 to 79.35001 MHz) and a resulting difference frequency (10.35 to 9.35001 MHz) is supplied through a low-pass filter to the output logic circuits.

### 2.5 Output Logic Circuits

The output logic circuits receive the output mixer difference frequency (10.35 to 9.35001 MHz), a tracking voltage from the translator vco, and a high reference input signal (1.035 to 0.935001 MHz), and supply a control voltage output signal to operate the output vco.

Table 1. Variable Divider, Logic Truth Table.

FREQUENCY CONTROL (MHz)	PROGRAMMABLE INPUTS								OUTPUT COUNT	DIVIDE-BY	LOOP FREQUENCY (MHz)
	U2				U3						
	A	B	C	D	A	B	*C	*D			
0	0	0	0	0	0	0	0	0	0	99	99
1	1	0	0	0	0	0	0	0	1	98	98
2	0	1	0	0	0	0	0	0	2	97	97
3	1	1	0	0	0	0	0	0	3	96	96
4	0	0	1	0	0	0	0	0	4	95	95
5	1	0	1	0	0	0	0	0	5	94	94
6	0	1	1	0	0	0	0	0	6	93	93
7	1	1	1	0	0	0	0	0	7	92	92
8	0	0	0	1	0	0	0	0	8	91	91
9	1	0	0	1	0	0	0	0	9	90	90
10	0	0	0	0	1	0	0	0	10	89	89
11	1	0	0	0	1	0	0	0	11	88	88
12	0	1	0	0	1	0	0	0	12	87	87
13	1	1	0	0	1	0	0	0	13	86	86
14	0	0	1	0	1	0	0	0	14	85	85
15	1	0	1	0	1	0	0	0	15	84	84
16	0	1	1	0	1	0	0	0	16	83	83
17	1	1	1	0	1	0	0	0	17	82	82
18	0	0	0	1	1	0	0	0	18	81	81
19	1	0	0	1	1	0	0	0	19	80	80
20	0	0	0	0	0	1	0	0	20	79	79
21	1	0	0	0	0	1	0	0	21	78	78
22	0	1	0	0	0	1	0	0	22	77	77
23	1	1	0	0	0	1	0	0	23	76	76
24	0	0	1	0	0	1	0	0	24	75	75
25	1	0	1	0	0	1	0	0	25	74	74
26	0	0	1	0	0	1	0	0	26	73	73
27	1	1	1	0	0	1	0	0	27	72	72
28	0	0	0	1	0	1	0	0	28	71	71
29	1	0	0	1	0	1	0	0	29	70	70

\*Grounded inputs (fixed logic 0)

Refer to figure 5. The output mixer difference frequency (10.35 to 9.35001 MHz) is supplied through a squaring amplifier and a fixed divide-by-10 network (1.035 to 0.935001 MHz), to a phase/frequency discriminator. This frequency from the divide-by-10 network is compared with the high reference input signal (1.035 to 0.935001 MHz). A phase or frequency difference in the discriminator causes the control voltage to increase or decrease to adjust the frequency of the vco. If there is no phase or frequency difference, the discriminator provides a logic 1 lock signal output and the vco frequency locks. Note that the translator tracking voltage is summed with the

output logic circuits' control voltage to provide control voltage for the total variable injection frequency output (109.35 to 79.35001 MHz).

**2.6 Output VCO Circuits**

The output vco circuits receive a control voltage from the output logic circuits. The control voltage drives the vco to the required output variable injection frequency. The output variable injection frequency is supplied through one output amplifier to the unit under control and through a second output amplifier to the output mixer circuits.



**2.7 Up/Down Decade Counter 74LS190 (Refer to table 2 and figure 6.)**

The 74LS190 up/down decade counter is a 4-bit decade counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when input conditions are met.


A high at the enable input inhibits counting. A low at the enable input and a low-to-high clock transition triggers the four master/slave flip-flops. The enable input should be changed only when the clock is high. The down/up input determines the direction of the count. When low, the count goes up; when high, the count goes down.

These counters are programmable. The outputs may be preset to any state by placing a low on the load input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the state of the clock input. This allows the counters to be used as modulo N dividers by modifying the count length with the preset inputs.

Two outputs are available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low level output pulse equal in width to the low level portion of the clock input when an overflow or underflow condition exists. The counters are cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

**2.8 Decade Counter 74LS90 (Refer to table 3 and figure 7.)**

The 74LS90 decade counter is a high-speed, monolithic decade counter consisting of four dual-



V<sub>CC</sub> = PIN 16  
GND = PIN 8

TP5-2325-013

Up/Down Decade Counter 74LS190  
Figure 6

Table 2. Up/Down Decade Counter, Logic Truth Table.

PROGRAMMABLE INPUTS				COUNT	BCD OUTPUTS			
A	B	C	D		QA	QB	QC	QD
0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	0	0	0
0	1	0	0	2	0	1	0	0
1	1	0	0	3	1	1	0	0
0	0	1	0	4	0	0	1	0
1	0	1	0	5	1	0	1	0
0	1	1	0	6	0	1	1	0
1	1	1	0	7	1	1	1	0
0	0	0	1	8	0	0	0	1
1	0	0	1	9	1	0	0	1

E (enable): logic 0 enables counter; logic 1 inhibits counter.

L (load): logic 0 programs the bcd output count to be set at the bcd count of the programmable inputs; the next clock pulse counts one higher/lower (up/down).

DU (down/up): logic 0 counts up; logic 1 counts down.


CP (clock pulse): logic 0-to-logic 1 transition advances counter.

RC (ripple clock): logic 0 pulse equal to 1/2 clock cycle when an overflow occurs.

MM (maximum/minimum count): logic 1 pulse equal to full clock cycle when an overflow or underflow occurs.

rank, master-slave flip-flops internally interconnected to provide a divide-by-2 counter and a divide-by-5 counter. Gated direct reset lines are provided to inhibit count inputs and return all outputs to a logic 0 or to a binary coded decimal (bcd) count of 9. As the output from flip-flop A is not internally connected to the succeeding stages, the count may be separated into the three following independent count modes:

- When used as a binary coded decimal decade counter, the BD input must be externally connected to the A output. The A input receives the incoming count, and a count sequence is obtained in accordance with the bcd count sequence truth table shown above. In addition to a conventional 0 reset, inputs are provided to reset a bcd 9-count for 9's complement decimal applications.
- If a symmetrical divide-by-10 count is desired for frequency synthesizers or other applications requiring division of a binary count by a power of 10, the D output must be externally connected to the A input. The input count is then applied at the BD input and a divide-by-10 square wave is obtained at output A.



TP5-2326-012

Decade Counter 74LS90  
Figure 7

c. For operation as a divide-by-2 counter and divide-by-5 counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-2 function. The BD input is used to obtain binary divide-by-5 operation at the B, C, and D outputs. In this mode, the two counters operate independently; however, all four flip-flops are reset simultaneously.

**2.9 Dual D-Type Flip-Flop With Preset and Clear 74LS74 (Refer to table 4 and figure 8.)**

The 74LS74 consists of dual high-speed, D-type flip-flops. Information on the D input is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either high or low level, the D input signal has no effect.


**3. TESTING/TROUBLESHOOTING PROCEDURES**

**3.1 Test Equipment and Power Requirements**

Test equipment and power sources required to test, troubleshoot, and repair the synthesizer output module are listed in the maintenance section of this instruction book.

**3.2 Testing**

The test procedures in table 5 check total performance of the synthesizer output module. These test procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic to circuit trace the fault.



TP5-2327-011

Dual D-Type Flip-Flop With Preset and Clear 74LS74  
Figure 8

Table 3. Decade Counter 74LS90, Logic Truth Table.

*BCD COUNT SEQUENCE				
COUNT	OUTPUT			
	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

**RESET/COUNT					
RESET INPUTS				OUTPUT	
R <sub>0</sub> (1)	R <sub>0</sub> (2)	R <sub>9</sub> (1)	R <sub>9</sub> (2)	D	C B A
1	1	0	X	0	0 0 0
1	1	X	0	0	0 0 0
X	X	1	1	1	0 0 1
X	0	X	0		Count
0	X	0	X		Count
0	X	X	0		Count
X	0	0	X		Count

\*Output A connected to input BD for BCD count.  
\*\*X indicates that either a logical 1 or a logical 0 may be present.

Table 4. Dual D-Type Flip-Flop With Preset and Clear 74LS74, Logic Truth Table.

INPUTS				OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q	Q-bar
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	*H	*H
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	Q <sub>0</sub>

H = high level (steady state)  
L = low level (steady state)  
X = irrelevant  
↑ = transition from low to high level  
Q<sub>0</sub> = the level of Q before the indicated input conditions were established.  
\* This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

Table 5. Synthesizer Output, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
1. Setup	<ul style="list-style-type: none"> <li>a. Remove top cover of the unit containing the synthesizer output that is to be tested.</li> <li>b. Remove cover from the synthesizer section of the unit.</li> <li>c. Remove synthesizer output and install it on an extender card and place it in the unit.</li> <li>d. Set unit LINE SELECTOR switch to 115 V.</li> <li>e. Connect unit to 115-V ac power source and set power on.</li> <li>f. Measure dc voltage from J1-19 to J1-17 (ground).</li> <li>g. Measure dc voltage from J1-7 to J1-17 (ground).</li> <li>h. Measure dc voltage from J1-20 to J1-17 (ground).</li> <li>i. Set unit MODE switch to ISB.</li> </ul>	<p>+5.2 ±0.2 V dc.</p> <p>NLT +19.5 V dc. NMT +20.8 V dc.</p> <p>+8.0 ±0.5 V dc.</p>	<p>Check unit synthesizer voltage regulator.</p> <p>Check unit synthesizer voltage regulator.</p> <p>Check unit power supply.</p>
2. Synthesizer output	<ul style="list-style-type: none"> <li>a. Set FREQUENCY KHZ control on front panel to 29555.55 (or 29555.5).</li> <li>b. Using a frequency counter, measure the high reference input between P1-1 and P1-2 (ground).</li> <li>c. Measure the dc voltage at A3E110. (Refer to note and chart at end of test 2 for voltages and frequencies at different 10 and 1 MHz settings.)</li> <li>d. Using a frequency counter, measure the output at P2.</li> <li>e. Measure the dc voltage at A1E100.</li> <li>f. Note the dc voltage at A1E100 while moving the 10 and 1 MHz frequency controls from 9 down to 0.</li> </ul>	<p>979 ±1 kHz. Note actual frequency</p> <p>4.51 ±0.1 V dc.</p> <p>79.79 ±0.005 MHz. (Actual should equal 79.35 MHz plus the difference between 1035 kHz and the actual frequency in step a.)</p> <p>4.80 ±0.1 V dc.</p> <p>Refer to chart at end of test 2. (Voltage goes up as frequency controls go down.)</p>	<p>Check unit decades one at a time.</p> <p>Adjust L2 for 4.90 ±0.1 V dc. If L2 adjustment does not correct the problem check Q4, Q5, and associated circuit.</p> <p>Adjust L3 for actual frequency with required V dc at A1E100. If L3 adjustment does not correct the problem check A1A1Q1, A1A1Q2, A1A1Q3, and associated circuits.</p> <p>Same as step d.</p> <p>Adjust L3 so that all settings fall into the limits shown in chart.</p>
(Cont)			

Table 5. Synthesizer Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
2. (Cont)	<p>g. Set FREQUENCY KHZ control on front panel to 00000.00 (or 00000.0).</p> <p>h. Using a frequency counter, measure the high reference input between P1-1 and P1-2 (ground).</p> <p>i. Using a frequency counter, measure the output at P2.</p> <p>j. Set FREQUENCY KHZ control on front panel to 29999.99 (or 29999.9).</p> <p>k. Using a frequency counter, measure the output at P2.</p> <p>l. Measure the dc voltage at P1-8 to ground.</p> <p>m. Ground P1-10 while noting the voltage at P1-8.</p> <p>n. Remove P1-10 ground.</p> <p>o. Set front-panel PWR switch off.</p> <p>p. Remove 100-kHz decade from unit under test.</p> <p>q. Set front-panel PWR switch on.</p> <p>r. Measure the dc voltage at P1-8 to ground.</p> <p>s. Set front-panel PWR switch off.</p> <p>t. Replace 100-kHz decade in unit under test.</p>	<p>1035 <math>\pm</math>0.5 kHz.</p> <p>109.350 MHz <math>\pm</math>0.5 kHz.</p> <p>79.350 MHz <math>\pm</math>0.5 kHz.</p> <p>NLT +3.5 V dc.</p> <p style="text-align: center;"><b>Note</b></p> <p>RCV FAULT, EXCTR FAULT, or R/E FAULT indicator lighting indicates that results of step in are satisfactory.</p> <p>NMT 0.5 V dc.</p> <p>NMT 0.5 V dc.</p>	<p>Check unit 100-kHz decade.</p> <p>Check A4A1U1 thru A4A1U5 and associated circuits.</p> <p>Same as step i.</p> <p>Check A4A1U4 and A4A1U6 thru A4A1U8.</p> <p>Same as step l.</p> <p>Check A2A1U3 thru A2A1U5.</p>
(Cont)			

Table 5. Synthesizer Output, Testing and Troubleshooting Procedures (Cont).

TEST	PROCECURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL		
<p>2. (Cont) <span style="border: 1px solid black; padding: 2px;">Note</span></p> <p>The following chart is shown with an input frequency of 1035 ±5 kHz. The actual output frequency with an input frequency can be determined using the following formula:</p> <p>AF = LF - 100 kHz + 1035 kHz - IF.</p> <p>AF = actual output frequency at P1-1.</p> <p>LF = output frequency listed in chart for associated MHz frequency digits.</p> <p>IF = actual input frequency.</p>					
10-MHz FREQ DIGIT	1-MHz FREQ DIGIT	A3E110 DC VOLTAGE	XLTR FREQ A3A1E9 (MHz)	A1E100 DC VOLTAGE	OUTPUT FREQ P2 (MHz)
2	9	4.90	70.000	4.80	80.350
	8	5.20	71.000	5.05	81.350
	7	5.50	72.000	5.30	82.350
	6	5.80	73.000	5.60	83.350
	5	6.10	74.000	5.85	84.350
	4	6.40	75.000	6.15	85.350
	3	6.70	76.000	6.40	86.350
	2	7.05	77.000	6.70	87.350
	1	7.35	78.000	7.00	88.350
	0	7.70	79.000	7.25	89.350
1	9	8.00	80.000	7.55	90.350
	8	8.35	81.000	7.85	91.350
	7	8.70	82.000	8.15	92.350
	6	9.00	83.000	8.45	93.350
	5	9.35	84.000	8.80	94.350
	4	9.70	85.000	9.10	95.350
	3	10.10	86.000	9.40	96.350
	2	10.45	87.000	9.75	97.350
	1	10.85	88.000	10.05	98.350
	0	11.20	89.000	10.40	99.350
0	9	11.60	90.000	10.75	100.350
	8	12.00	91.000	11.10	101.350
	7	12.40	92.000	11.50	102.350
	6	12.85	93.000	11.90	103.350
	5	13.30	94.000	12.30	104.350
	4	13.75	95.000	12.75	105.350
	3	14.20	96.000	13.25	106.350
	2	14.70	97.000	13.75	107.350
	1	15.25	98.000	14.30	108.350
	0	15.80	99.000	14.90	109.350
<p style="text-align: center;"><span style="border: 1px solid black; padding: 2px;">Note</span></p> <p>Table shown with an input frequency of 1035 ±5 kHz (front-panel FREQUENCY KHZ setting of XX000.00 (or XX000.0)). Frequencies shown ±0.0005 MHz, voltages shown ±0.1 V dc.</p>					

#### 4. ALIGNMENT/ADJUSTMENT

**Note**

Perform these adjustments only if repairs have been made and test procedures in table 5 cannot meet the normal indications.

##### 4.1 Translator VCO Tracking

- a. Perform setup of table 5, test 1.
- b. Adjust the slug in oscillator coil A3A1L2 to approximately 1.6 mm (1/16 in) below coil form.
- c. Adjust the plates in oscillator capacitor A3A1C7 two turns below the top of capacitor form.
- d. Set front-panel FREQUENCY KHZ to 29000.00 (or 29000.0).
- e. Connect a frequency counter between P1-1 and P1-2 (ground). Must equal  $1035 \pm 0.5$  kHz.
- f. Connect a frequency counter between P1-10 and P1-9 (ground). Must equal  $100 \pm 0.01$  kHz.
- g. Connect a frequency counter at A3A1E5 to A3A1E4 (ground).
- h. Adjust the slug in oscillator coil A3A1L2 for 70.000 MHz  $\pm 20$  kHz.
- i. Set front-panel FREQUENCY KHZ to 00000.00 (or 00000.0).
- j. Adjust the plates in oscillator capacitor A3A1C7 for 99.000 MHz  $\pm 20$  kHz.

**Note**

Adjust capacitor A3A1C7 for an error opposite the error of coil A3A1L2. Example, if A3A1L2 is adjusted at 70.000 MHz minus 20 kHz, adjust A3A1C7 for 99.000 MHz plus 20 kHz.

- k. Repeat steps f through j until low and high frequencies are within 10 kHz of the correct frequency.

##### 4.2 Output VCO Tracking

- a. Perform setup of table 5, test 1.
- b. Adjust the slug in oscillator coil A1A1L3 to approximately 1.6 mm (1/16 in) below coil form.
- c. Adjust the plates in oscillator capacitor A1A1C2 two turns below the top of capacitor form.
- d. Set front-panel FREQUENCY KHZ to 29000.00 (or 29000.0).
- e. Connect a frequency counter between P1-1 and P1-2 (ground). Must equal  $1035 \pm 0.5$  kHz.
- f. Connect a frequency counter between P1-10 and P1-9 (ground). Must equal  $100 \pm 0.01$  kHz.
- g. Connect a frequency counter with 50- $\Omega$  load at P2.

- h. Adjust the slug in oscillator coil A1A1L3 for 80.350 MHz  $\pm 20$  kHz.
- i. Set front-panel FREQUENCY KHZ to 00000.00 (or 00000.0).
- j. Adjust the plates in oscillator capacitor A1A1C2 for 109.350 MHz  $\pm 20$  kHz.

**Note**

Adjust capacitor A1A1C2 for an error opposite the error of coil A1A1L3. Example, if A1A1L3 is adjusted at 80.350 MHz minus 20 kHz, adjust A1A1C2 for 109.350 MHz plus 20 kHz.

- k. Repeat steps f through j until low and high frequencies are within 10 kHz of the correct frequency.

##### 4.3 Output VCO Level Adjustment

- a. Perform setup of table 5, test 1.
- b. Connect an rf voltmeter with 50- $\Omega$  load to P2.
- c. Set front-panel FREQUENCY KHZ to 16000.00 (or 16000.0).
- d. Adjust A1A1R4 for +7 dB mW on rf voltmeter.

**Note**

A1A1R10 may be replaced with a selected resistor (50 through 720  $\Omega$ ) to meet this adjustment.

##### 4.4 Output VCO Final Tuning

- a. Perform setup of table 5, test 1.
- b. Connect a high-impedance scope probe to A2A1U4-6.

**Note**

A steady rectangular waveform should be seen. The object of this adjustment is to make the rectangular waveform as near a square wave as possible throughout the synthesizer output tuning range.

- c. Set front-panel FREQUENCY KHZ controls to 29 555.55 kHz.
- d. Adjust A1A1L3 for a 42-percent duty ratio (square wave, 42-percent logic 1, 58-percent logic 0).
- e. Set front-panel FREQUENCY KHZ controls to 00 555.55 kHz.

- f. Adjust A1A1C2 for duty ratio, opposite that indicated. For example, if a 30-percent duty ratio is indicated, adjust for a 70-percent duty ratio.
- g. Repeat steps c through f until the duty ratio at both end frequencies is between 45 and 55 percent.

**5. REPAIR**

Repair of the synthesizer output module is accomplished using standard planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

**6. PARTS LIST/DIAGRAMS**


This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram (figure 9). The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.

Use the reference designator indicated on schematic and parts location diagram to locate parts in the parts list tabulation. The Collins part number and description is listed for each reference designator.


Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses, and on the schematic diagram inside an arrow that points at the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

<u>CIRCUIT CARD/ SUBASSEMBLY</u>	<u>COLLINS PART NUMBER</u>	<u>LATEST EFFECTIVITY</u>
Synthesizer output	635-4930-001	REV E
Output vco assy A1	637-1760-001	REV E
Output vco board A1A1	635-0890-002	REV F
Output mixer-logic assy A2	637-1761-001	REV E
Output logic board A2A1	635-0836-001	REV C
Output mixer board A2A2	635-0837-001	REV B
Translator vco assy A3	637-1763-001	REV F
Translator vco board	635-0846-001	REV D
Translator logic assy A4	637-1762-001	REV D
Translator logic board	635-0646-001	REV B



TP5-1230-019



Synthesizer Output, Schematic Diagram  
Figure 9 (Sheet 1 of 5)

PARTS LIST

REF DES	DESCRIPTION	COLLINS PART NO	USABLE ON CODE
A1	OUTPUT VCO	637-1760-001	
A2	OUTPUT MIXER/LOGIC	637-1761-001	
A3	TRANSLATOR VCO	637-1763-001	
A4	TRANSLATOR LOGIC	637-1762-001	
A5	CONNECTOR BOARD	635-0989-001	
FL1-FL2	NOT USED		
FL2	FILTER, RAD INTR, 1750PF	241-5006-010	
	OUTPUT VCO A1 637-1760-001		
A1	OUTPUT VCO BOARD	635-0890-002	
C1-C99	NOT USED		
C100	CAPACITOR, FXD, CER DIE, 18PF, 10%, 75V	913-1098-030	
C101	CAPACITOR, FXD, CER DIE, 0.00047UF, 5%, 100V	913-3117-050	
C102	CAPACITOR, FXD, MICA DIE, 68PF, ±0.5PF, 50V	912-4141-330	
C103, C104	CAPACITOR, FXD, MICA DIE, 1500PF, 5%, 500V	912-4141-370	
C105	CAPACITOR, FXD, MICA DIE, 750PF, 5%, 500V (A8)	912-4141-350	
C106	CAPACITOR, FXD, MICA DIE, 1500PF, 5%, 500V	912-4141-370	
FL1, FL2	FILTER, RAD INTR, 1750PF	241-5006-010	
L1-L99	NOT USED		
L100-L102	COIL, RF, 15000UH	240-2715-630	
P1	NOT USED		
P2	CONNECTOR, RCPT, ELEC	357-2207-090	
R1-R18	NOT USED		
R19, R20	RESISTOR, FXD, CMPSN, 270Ω, 10%, 1/8W (A7)	745-2320-000	
R21	RESISTOR, FXD, CMPSN, 18Ω, 10%, 1/8W (A7)	745-2277-000	
	OUTPUT VCO BOARD A1A1 635-0890-002		
C1	SEMICONV DEVICE, BB109	922-6131-010	
C2	SEMICONV DEVICE, 1N5711	353-3691-010	
C3	SEMICONV DEVICE, BB109 (A6)	922-6131-010	
C4	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V (A6)	913-4018-000	
C5	CAPACITOR, VAR, AIR DIE, 1 TO 10PF, 200V	922-0583-230	
C6	CAPACITOR, FXD, CER DIE, 18PF, 10%, 75V	913-1098-030	
C7	CAPACITOR, FXD, CER DIE, 0.1UF, 20%, 50V	913-3279-200	
C8	CAPACITOR, FXD, ELCTLT, 10UF, 20%, 25V	184-9102-240	
C9	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V (A6)	913-4018-000	
C10	CAPACITOR, FXD, MICA DIE, 27PF, 5%, 50V	912-4141-180	
C11	CAPACITOR, FXD, CER DIE, 0.00047UF, 5%, 100V	913-3117-080	
C12, C13	CAPACITOR, FXD, CER DIE, 0.1UF, 20%, 50V	913-3279-200	
C14	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	913-4018-000	
C15	CAPACITOR, FXD, MICA DIE, 33PF, 5%, 50V	913-1098-370	
C16	CAPACITOR, FXD, MICA DIE, 51PF, 5%, 50V	912-4141-220	
C17	CAPACITOR, FXD, MICA DIE, 0.00068UF, 5%, 100V	913-3117-090	
C18	CAPACITOR, FXD, CER DIE, 270PF, 5%, 100V	913-1098-470	
C19	CAPACITOR, FXD, CER DIE, 3PF, ±0.25PF, 150V	913-1098-340	
C20	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	913-4018-000	
C21	CAPACITOR, FXD, CER DIE, 0.1UF, 20%, 50V	913-3279-200	
C22	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	913-4018-000	
C23	CAPACITOR, FXD, CER DIE, 0.01UF, 10%, 100V	913-5019-200	
C24	CAPACITOR, FXD, MICA DIE, 8PF, ± 5PF, 300V (A6)	912-4141-110	
L1	COIL, RF, 100UH	240-2047-000	
L2	COIL, RF, 2.70UH (A6)	240-2028-000	
L3	COIL, RF, 15UH	240-2037-000	
L4	COIL, ADJUSTABLE	637-4502-001	
L5	COIL, RF, 100UH	240-2047-000	
L6	COIL, RF, 1UH (A4)	240-2023-000	
L5	COIL, RF, 100UH	240-2047-000	


PARTS LIST (Cont)

REF DES	DESCRIPTION	COLLINS PART	USABLE ON CODE
L7, L8	COIL, RF, 0.100UH	240-2723-140	
O1	TRANSISTOR, FN1905	352-0756-050	
O2	TRANSISTOR, 2N918	352-0440-000	
O3, O4	TRANSISTOR, 2N5179	352-0792-020	
O5	TRANSISTOR, FN1905 (A5)	352-0756-050	
R1	RESISTOR, FXD, CMPSN, 100Ω, 10%, 1/4W	745-0713-000	
R2	RESISTOR, FXD, FILM, 30.1KΩ, 1%, 1/8W (A6)	705-1067-000	
R3	RESISTOR, FXD, FILM, 68.1KΩ, 1%, 1/8W	705-1084-000	
R4	RESISTOR, VAR, 1KΩ, 10%, 0.5W (A11)	745-0740-000	
R5	RESISTOR, FXD, CMPSN, 220Ω, 10%, 1/4W	745-0725-000	
R6	RESISTOR, FXD, CMPSN, 2.2KΩ, 10%, 1/4W	745-0761-000	
R7	RESISTOR, FXD, CMPSN, 1.5KΩ, 10%, 1/4W	745-0755-000	
R8	RESISTOR, FXD, CMPSN, 2.2KΩ, 10%, 1/4W	745-0781-000	
R9	RESISTOR, FXD, CMPSN, 88Ω, 10%, 1/4W (A5)	745-0707-000	
R10	RESISTOR, FXD, CMPSN, 22Ω, 10%, 1/4W (A2)	745-0689-000	
R11	RESISTOR, FXD, CMPSN, 100Ω, 10%, 1/4W (A2)	745-0713-000	
R12	RESISTOR, FXD, CMPSN, 180Ω, 10%, 1/4W	638-1088-001	
R13	RESISTOR, FXD, CMPSN, 2.7KΩ, 10%, 1/4W (A3, A4)	745-2311-000	
R14	RESISTOR, FXD, CMPSN, 47Ω, 10%, 1/8W (A6)	745-2282-000	
R15	RESISTOR, FXD, CMPSN, 330Ω, 10%, 1/8W (A6)	745-2323-000	
R16	RESISTOR, FXD, CMPSN, 820Ω, 10%, 1/8W (A6)	745-2338-000	
R17	RESISTOR, THRM, 220Ω, 10%, 1/2W	714-1721-000	
R18	TRANSFORMER, RF (A5)	278-0430-200	
R19	TRANSFORMER, RF	278-0430-290	
R20	TRANSFORMER, RF	278-0430-200	
R21	OUTPUT MIXER/LOGIC A2 637-1761-001		
R22	OUTPUT LOGIC BOARD	635-0836-001	
R23	OUTPUT MIXER BOARD	635-0837-001	
R24	CAPACITOR, FXD, MICA DIE, 750PF, 5%, 500V	912-4114-350	
R25	CAPACITOR, FXD, CER DIE, 15PF, 20%, 500V	913-3111-050	
R26	NOT USED		
R27	FILTER, RAD INTR, 1750PF	241-5006-010	
R28	NOT USED		
R29	COIL, RF, 10UH	240-2715-250	
R30	COIL, RF, 100UH (B3)	240-2047-000	
R31	OUTPUT LOGIC BOARD A2A1 635-0836-001		
R32	CAPACITOR, FXD, CER DIE, 0.1UF, 20%, 50V	913-3279-200	
R33	CAPACITOR, FXD, CER DIE, 0.01UF, 20%, 50V	913-3279-110	
R34	CAPACITOR, FXD, CER DIE, 0.1UF, 20%, 50V	913-3279-200	
R35	CAPACITOR, FXD, CER DIE, 47PF, 10%, 75V	913-1098-020	
R36	CAPACITOR, FXD, ELCTLT, 10UF, 20%, 25V	184-9102-680	
R37	CAPACITOR, FXD, CER DIE, 0.01UF, 20%, 50V	913-3279-110	
R38	CAPACITOR, FXD, CER DIE, 0.1UF, 20%, 50V	913-3279-200	
R39	CAPACITOR, FXD, ELCTLT, 68UF, 20%, 6V	184-9102-040	
R40	CAPACITOR, FXD, CER DIE, 100PF, 5%, 100V	913-3281-280	
R41	CAPACITOR, FXD, ELCTLT, 0.47UF, 20%, 35V	184-9102-330	
R42	CAPACITOR, FXD, MICA DIE, 150PF, 5%, 50V (B2)	912-4141-400	
R43	COIL, RF, 100UH	240-2047-000	
R44	COIL, RF, 4.70UH (B2)	240-2031-000	
R45	COIL, RF, 100UH	240-2047-000	
R46	TRANSISTOR, 2N930	352-0517-010	
R47	TRANSISTOR, 2N2869A	352-0596-030	
R48	RESISTOR, FXD, CMPSN, 470Ω, 10%, 1/8W	745-2329-000	

PARTS LIST (Cont)

REF DES	DESCRIPTION	COLLINS PART NO	USABLE ON CODE
R49	RESISTOR, FXD, CMPSN, 1KΩ, 10%, 1/8W	745-2341-000	
R50	NOT USED		
R51	RESISTOR, FXD, CMPSN, 4.7KΩ, 10%, 1/8W	745-2365-000	
R52	RESISTOR, FXD, FILM, 33.2KΩ, 1%, 1/8W (A10)	705-1066-000	
R53	RESISTOR, FXD, FILM, 21KΩ, 1%, 1/8W	705-3605-630	
R54	RESISTOR, FXD, FILM, 3.48KΩ, 1%, 1/8W	705-1022-000	
R55	RESISTOR, FXD, FILM, 3.83KΩ, 1%, 1/8W	705-1024-000	
R56	RESISTOR, FXD, FILM, 10KΩ, 1%, 1/20W	705-3163-120	
R57	RESISTOR, FXD, CMPSN, 10Ω, 10%, 1/8W	745-2377-000	
R58	RESISTOR, FXD, FILM, 4.64KΩ, 1%, 1/8W	705-1028-000	
R59	RESISTOR, FXD, FILM, 464Ω, 1%, 1/8W	705-0980-000	
R60	INTEGRATED CKT, SN74LS04N	351-1523-090	
R61	INTEGRATED CKT, SN74LS74N	351-1636-010	
R62	INTEGRATED CKT, SN74LS74N	351-1525-040	
R63	INTEGRATED CKT, N74LS00N	351-1523-110	
R64	INTEGRATED CKT, SN74LS74N	351-1525-040	
R65	OUTPUT MIXER BOARD A2A2 635-0837-001		
C1	CAPACITOR, FXD, MICA DIE, 10PF, ±0.5PF, 50V	912-4141-020	
C2, C3	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	912-4018-000	
C4	CAPACITOR, FXD, CER DIE, 0.1UF, 10%, 50V	913-5019-320	
C5	CAPACITOR, FXD, MICA DIE, 5PF, ±0.5PF, 50V	912-4141-010	
C6	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	913-4018-000	
C7	CAPACITOR, FXD, ELCTLT, 10UF, 20%, 25V	184-9102-240	
C8-C10	CAPACITOR, FXD, CER DIE, 0.01UF, 10%, 100V	913-5019-200	
C11	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	913-4018-000	
C12	CAPACITOR, FXD, MICA DIE, 22PF, ±0.5PF, 300V (B1)	912-4141-030	
L1	NOT USED		
L2	COIL, RF, 0.18UH	240-2014-000	
L3	TRANSISTOR, 2N5179	352-0792-020	
L4	TRANSISTOR, 2N187	352-1093-010	
L5	NOT USED		
L6	RESISTOR, FXD, CMPSN, 2.7KΩ, 10%, 1/8W	745-2356-000	
L7	RESISTOR, FXD, CMPSN, 680Ω, 10%, 1/8W	745-2335-000	
L8	RESISTOR, FXD, CMPSN, 100Ω, 10%, 1/8W	745-2304-000	
L9	RESISTOR, FXD, CMPSN, 200Ω, 10%, 1/8W	745-2317-000	
L10	RESISTOR, FXD, CMPSN, 10KΩ, 10%, 1/8W	745-2304-000	
L11	RESISTOR, FXD, CMPSN, 10KΩ, 10%, 1/8W	745-2377-000	
L12	RESISTOR, FXD, CMPSN, 180Ω, 10%, 1/8W	745-2314-000	
L13	RESISTOR, FXD, CMPSN, 1KΩ, 10%, 1/8W	745-2341-000	
L14	RESISTOR, FXD, CMPSN, 56Ω, 10%, 1/8W	745-2295-000	
L15	TRANSLATOR VCO A3 637-1763-001		
L16	TRANSLATOR VCO BOARD	635-0846-001	
L17	NOT USED		
L18	CAPACITOR, FXD, MICA DIE, 82PF, 5%, 50V	912-4141-320	
L19	CAPACITOR, FXD, CER DIE, 270PF, 5%, 100V	913-1098-470	
L20	CAPACITOR, FXD, MICA DIE, 750PF, 5%, 500V	912-4114-350	
L21	CAPACITOR, FXD, MICA DIE, 560PF, 5%, 500V	912-4114-320	
L22	CAPACITOR, FXD, MICA DIE, 33PF, 2%, 50V (B4)	912-4141-220	
L23	NOT USED		
L24	FILTER, RAD INTR, 1750PF	241-5006-010	
L25	NOT USED		
L26	COIL, RF, 10000UH (A9)	240-2715-610	
L27	COIL, WW, 9.3MH	634-5339-001	
L28	COIL, RF, 10000UH	240-2715-610	
L29	TRANSLATOR VCO BOARD A3A1 635-0846-001		
L30	SEMICONV DEVICE, BB109	922-6131-010	
L31	SEMICONV DEVICE, 1N5711	353-3691-010	
L32	NOT USED		
L33	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	913-4018-000	
L34	CAPACITOR, FXD, CER DIE, 18PF, 10%, 75V	913-1098-030	
L35	CAPACITOR, FXD, CER DIE, 0.01UF, 10%, 100V	913-5019-200	
L36	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	913-4018-000	
L37	CAPACITOR, VAR, AIR DIE, 1 TO 10PF, 200V	922-0583-230	
L38	CAPACITOR, FXD, CER DIE, 1000PF, 10%, 200V	913-4018-000	

Synthesizer Output Schematic Diagram  
Figure 9 (Sheet 2)



- NOTES:
- UNLESS OTHERWISE SPECIFIED, RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN PICOFARADS AND INDUCTANCE VALUES ARE IN MICROHENRYS.
  - PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATION PREFIX WITH UNIT AND/OR ASSEMBLY DESIGNATION.
  - P1 IS ON CONNECTOR CARD 635-0998-001.
  - ALL UNMARKED SET AND RESET PINS ARE CONNECTED TO INACTIVE STATE AS SHOWN IN TABLES.
  - TEST SELECT AI1A1R4 FROM 150 Ω TO 560 Ω

635-0426 SH 1


Synthesizer Output, Schematic Diagram  
Figure 9 (Sheet 3)

PARTS LIST (Cont)

REF DES	DESCRIPTION	COLLINS PART NO	USABLE ON CODE
C9	CAPACITOR, FXD, MICA DIELE, 39F, ±0.5PF, 50V	912-4141-070	
C10	CAPACITOR, FXD, CER DIELE, 0.01µF, 10%, 100V	913-5019-200	
C11	CAPACITOR, FXD, CER DIELE, 100PF, 5%, 100V	913-3281-280	
C12	CAPACITOR, FXD, CER DIELE, 0.01µF, 10%, 100V (A1)	913-5019-200	
C13	CAPACITOR, FXD, CER DIELE, 470PF, 10%, 200V	913-4014-000	
C14	CAPACITOR, FXD, CER DIELE, 10PF, 5%, 75V	913-1098-010	
C15, C16	CAPACITOR, FXD, MICA DIELE, 30PF, 5%, 50V	912-4141-200	
C17	CAPACITOR, FXD, CER DIELE, 0.01µF, 10%, 100V	913-5019-200	
C18	CAPACITOR, FXD, MICA DIELE, 69F, ±0.5PF, 50V	912-4141-090	
L1	COIL, RF, 270µH	913-4018-000	
L2	COIL, ADJUSTABLE	240-2028-000	635-0890-001
L3, L4	COIL, RF, 270µH	240-2028-000	
L5	COIL, RF, 0.27µH	240-2016-000	
O1	TRANSISTOR, FN1905	352-0792-020	
Q2, Q3	TRANSISTOR, FN1905	352-0792-020	
R1	RESISTOR, FXD, FILM, 4.42KΩ, 1%, 1/8W	705-1027-000	
R2	RESISTOR, FXD, FILM, 30 KΩ, 1%, 1/8W	705-1087-000	
R3	RESISTOR, FXD, FILM, 30 KΩ, 1%, 1/8W	745-0749-000	
R4	RESISTOR, FXD, CMPSN, 1KΩ, 10%, 1/4W	745-0773-000	
R5	RESISTOR, FXD, CMPSN, 4.7KΩ, 10%, 1/4W	745-0728-000	
R6	RESISTOR, FXD, CMPSN, 270Ω, 10%, 1/4W	745-0728-000	
R7, R8	RESISTOR, FXD, CMPSN, 100Ω, 10%, 1/4W	745-0713-000	
R9	RESISTOR, FXD, CMPSN, 4.7KΩ, 10%, 1/4W (A1)	745-0713-000	
R10	RESISTOR, FXD, CMPSN, 470Ω, 10%, 1/4W	745-0737-000	
R11	RESISTOR, FXD, CMPSN, 15KΩ, 10%, 1/4W	745-0791-000	
R12	RESISTOR, FXD, CMPSN, 10KΩ, 10%, 1/4W	745-0785-000	
R13	RESISTOR, FXD, CMPSN, 390Ω, 10%, 1/4W	745-0734-000	
R14	RESISTOR, FXD, CMPSN, 1KΩ, 10%, 1/4W	745-0749-000	
R15	RESISTOR, FXD, CMPSN, 82Ω, 10%, 1/4W	745-0710-000	
R16	RESISTOR, FXD, CMPSN, 120Ω, 10%, 1/4W	745-0716-000	
R17	RESISTOR, FXD, CMPSN, 82Ω, 10%, 1/4W	745-0710-000	
A1	TRANSILATOR LOGIC BOARD	635-0846-001	
C1-C115	NOT USED	912-4114-320	
C116	CAPACITOR, FXD, MICA DIELE, 560PF, 5%, 500V	241-5006-010	
FL1-FL10	NOT USED		
FL11-FL21	FILTER, PAD IN TR, 1750PF		
	TRANSILATOR LOGIC BOARD AAA1 635-0646-001		

MODIFICATION HISTORY


REVISION IDENT	DESCRIPTION OF REVISION AND REASON FOR CHANGE	EFFECTIVITY
A1	Removed A3A1R9, 100Ω from in series with A3A1C2-E and junction of A3A1R10-A3A1C12.	635-0846-001, REV B and above.
A2	Changed A3A1 C12 from 0.01µF to 470PF.	635-0890-002, REV A and above.
A3	A1A1R12 from 680Ω to 560Ω.	635-0890-002, REV C and above.
A4	A1A1R10 from 100Ω to test select of 100Ω or 150Ω.	635-0890-002, REV E and above.
A4	Added A1A1R15, test select of 100Ω or 150Ω.	635-0890-002, REV E and above.
A4	Removed A1A1L5, 1µH and A1A1R15, test select of 100Ω or 150Ω from circuit as shown below.	635-0890-002, REV E and above.



MODIFICATION HISTORY (Cont)

REVISION IDENT	DESCRIPTION OF REVISION AND REASON FOR CHANGE	EFFECTIVITY
A5	Added A1A1 O5, FN1905	635-0890-002, REV E and above.
A5	Changed: A1A1R9 from 88Ω to 22Ω	635-0890-002, REV E and above.
A5	A1A1R10 from test select of 100Ω to 380Ω; to 180Ω fixed.	635-0890-002, REV F and above.
A6	A1A1T1 changed from 278-0430-200 to 278-0430-290	635-0890-002, REV F and above.
A6	Removed A1A1C1, 1000PF from A1A1C81 cathode to ground.	635-0890-002, REV F and above.
A6	Removed A1A1C8, 15PF from A1A1O3-B to ground.	635-0890-002, REV F and above.
A6	Changed: A1A1O8 from 1000PF to 470PF	635-0890-002, REV F and above.
A6	A1A1C9 from 1000PF to 27PF	635-0890-002, REV F and above.
A6	A1A1L2 from 2.7µH to 15µH	635-0890-002, REV F and above.
A6	A1A1R2 from 30 KΩ to 68 KΩ	635-0890-002, REV F and above.
A6	A1A1R3 from 1KΩ to 68 KΩ	635-0890-002, REV F and above.
A6	Added A1A1C93, BB109	635-0890-002, REV F and above.
A6	Added A1A1C94, BB109	635-0890-002, REV F and above.
A6	Added A1A1C95, BB109	635-0890-002, REV F and above.
A6	Added A1A1C24, 89F	635-0890-002, REV F and above.
A6	Added A1A1R16, 47Ω	635-0890-002, REV F and above.
A6	Added A1A1R17, 330Ω	635-0890-002, REV F and above.
A6	Added A1A1R18, 820Ω	635-0890-002, REV F and above.
A6	Added A1A1R19, 270Ω	635-0890-002, REV F and above.
A6	Added A1A1R20, 270Ω	635-0890-002, REV F and above.
A6	Added A1R21, 18Ω	635-0890-002, REV F and above.
A6	Changed A1C105 from 750PF to 1500PF.	635-0890-002, REV E and above.
A8	Changed A2L110 from 10mH to 9.3mH	637-1763-001, REV D and above.
A9	Changed A2A1R8 from 33.2KΩ to 21KΩ.	635-0836-001, REV B and above.
A10	Changed A2A1R8 from 33.2KΩ to 21KΩ.	635-0836-001, REV B and above.
A11	Changed A1A1R4 from 1KΩ variable to test select of 150Ω to 560Ω.	635-0890-002, REV G and above.
B1	Added A2A2C12, 22PF.	635-0837-001, REV B and above.
B2	Added A2A1C14, 150PF.	635-0836-001, REV C and above.
B3	Changed A2A1L13 from 4.7µH to 100µH.	637-1761-001, REV E and above.
B3	Added A2L105, 100µH.	637-1761-001, REV E and above.

Synthesizer Output Schematic Diagram  
Figure 9 (Sheet 3A)



Synthesizer Output, Schematic Diagram  
Figure 9 (Sheet 4)